



Intel[®] OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 3 Part 2: Display Registers – CPU Registers (SandyBridge)

For the 2011 Intel Core Processor Family

May 2011

Revision 1.0

NOTICE:

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



Creative Commons License

You are free to Share — to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The SandyBridge chipset family, Havendale/Auburndale chipset family, Intel® 965 Express Chipset Family, Intel® G35 Express Chipset, and Intel® 965GMx Chipset Mobile Family Graphics Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel® sales office or your distributor to obtain the latest specifications and before placing your product order. I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel®. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2011, Intel Corporation. All rights reserved.



Contents

1. CPU Display Registers [DevSNB+].....	7
1.1 1.1 Introduction and Register Summary	7
1.1.1 Terminology.....	7
1.1.2 Display Mode Set Sequence.....	8
2. North Shared Functions (40000h–4FFFFh).....	11
2.1 VGA Control Registers.....	11
2.2 Sine ROM Registers	15
2.2.1 2.4.1 SINE_ROM—Sine ROM	15
2.3 Power Measurement Registers.....	16
2.3.1 DE_POWER1 – Display Engine Power Register 1.....	16
2.3.2 DE_POWER2 – Display Engine Power Register 2.....	17
2.4 DPFC Control Registers (43200h–433FFh).....	17
2.4.1 DPFC_CB_BASE – DPFC Compressed Buffer Base Address	17
2.4.2 DPFC_CONTROL— DPFC Control.....	18
2.4.3 DPFC_RECOMP_CTL — DPFC ReComp Control	20
2.4.4 DPFC_STATUS — DPFC Status.....	21
2.4.5 DPFC_CPU_Fence_Offset — Y Offset CPU Fence Base to Display Buffer Base.....	22
2.5 Interrupt Control Registers.....	23
2.5.1 Display Engine Interrupt Registers Bit Definition	24
2.5.2 DEISR — Display Engine Interrupt Status Register	26
2.5.3 DEIMR — Display Engine Interrupt Mask Register	27
2.5.4 DEIIR — Display Engine Interrupt Identity Register	28
2.5.5 DEIER — Display Engine Interrupt Enable Register	29
2.5.6 GT Interrupt Registers Bit Definition	30
2.5.7 GTISR — GT Interrupt Status Register	32
2.5.8 GTIMR — GT Interrupt Mask Register	33
2.5.9 GTIIR — GT Interrupt Identity Register	34
2.5.10 GTIER — GT Interrupt Enable Register	35
2.5.11 Power Management Interrupt Registers Bit Definition [DevSNB].....	36
2.5.12 PMISR — PM Interrupt Status Register.....	37
2.5.13 PMIMR — Power Management Interrupt Mask Register.....	38
2.5.14 PMIIR — Power Management Interrupt Identity Register.....	39
2.5.15 PMIER — Power Management Interrupt Enable Register.....	40
2.5.16 Digital Port Hot Plug Control Register.....	41
2.5.17 GTT Fault Status Register	42
2.6 Display Engine Render Response	44
2.6.1 Display Engine Render Response Message Bit Definition	44
2.6.2 DERRMR — Display Engine Render Response Mask Register	46
2.7 Display Arbitration Control	47
2.7.1 DISP_ARB_CTL—Display Arbiter Control.....	47
2.7.2 DISP_ARB_CTL2—Display Arbiter Control 2 [DevSNB].....	49
2.8 Display Watermark Registers	50
2.8.1 WM0_PIPE_A—Pipe A Main Watermarks.....	51
2.8.2 WM0_PIPE_B—Pipe B Main Watermarks.....	51
2.8.3 WM1—Low Power 1 Display Watermarks	52
2.8.4 WM2—Low Power 2 Display Watermarks	53
2.8.5 WM3—Low Power 3 Display Watermarks	54
2.8.6 WM1S—Low Power 1 Sprite Watermark.....	55
2.9 Backlight Control and Modulation Histogram Registers	56



2.9.1	BLC_PWM_CTL2—Backlight PWM Control Register 2	56
2.9.2	BLC_PWM_CTL—Backlight PWM Control Register	57
2.9.3	BLM_HIST_CTL—Image Enhancement Histogram Control Register	58
2.9.4	Image Enhancement Bin Data Register.....	60
2.9.5	Histogram Threshold Guardband Register	61
2.10	Motion Blur Mitigation (MBM) Control	62
2.10.1	MBM_CTRL—MBM Control.....	62
2.10.2	MBM_TBL—MBM Overdrive Table.....	63
2.11	Color Conversion and Control Registers.....	64
2.11.1	Pipe A Color Control	67
2.11.2	Pipe B Color Control	75
2.12	Display Palette Registers (4A000h–4CFFFh).....	83
2.12.1	LGC_PALETTE_A—Pipe A Legacy Display Palette	84
2.12.2	LGC_PALETTE_B—Pipe B Legacy Display Palette	85
2.12.3	PREC_PALETTE_A—Pipe A Precision Display Palette	85
2.12.4	PREC_PALETTE_B—Pipe B Precision Display Palette	87
2.12.5	PIPEAGCMAX—Pipe A Gamma Correction Max.....	89
2.12.6	PIPEBGCMAx —Pipe B Gamma Correction Max.....	90
2.13	Software Flag Registers (4F000h–4F10Fh).....	90
2.13.1	Software Flag Registers.....	90
2.13.2	DE_LOAD_SL — Display Load Scan Lines.....	91
3.	North Pipe and Port Controls (60000h–6FFFFh).....	93
3.1	Pipe A Timing.....	93
3.1.1	HTOTAL_A—Pipe A Horizontal Total Register.....	93
3.1.2	HBLANK_A—Pipe A Horizontal Blank Register	94
3.1.3	HSYNC_A—Pipe A Horizontal Sync Register	95
3.1.4	VTOTAL_A—Pipe A Vertical Total Register	96
3.1.5	VBLANK_A—Pipe A Vertical Blank Register.....	97
3.1.6	VSYNC_A—Pipe A Vertical Sync Register.....	98
3.1.7	PIPEASRC—Pipe A Source Image Size	99
3.1.8	VSYNCSHIFT_A— Vertical Sync Shift Register.....	100
3.1.9	Pipe A M/N Values	100
3.2	Pipe B Timing.....	109
3.2.1	HTOTAL_B—Pipe B Horizontal Total Register.....	109
3.2.2	HBLANK_B—Pipe B Horizontal Blank Register	109
3.2.3	HSYNC_B—Pipe B Horizontal Sync Register	110
3.2.4	VTOTAL_B—Pipe B Vertical Total Register	110
3.2.5	VBLANK_B—Pipe B Vertical Blank Register.....	111
3.2.6	VSYNC_B—Pipe B Vertical Sync Register.....	111
3.2.7	PIPEBSRC—Pipe B Source Image Size	112
3.2.8	VSYNCSHIFT_B— Vertical Sync Shift Register.....	112
3.3	Pipe B M/N Values	113
3.3.1	PipeBDataM1— Pipe B Data M value 1	113
3.3.2	PipeBDataN1— Pipe B Data N value 1	113
3.3.3	PipeBDataM2— Pipe B Data M value 2	114
3.3.4	PipeBDataN2— Pipe B Data N value 2	114
3.3.5	PipeBDPLinkM1— Pipe B Link M value 1	115
3.3.6	PipeBDPLinkN1— Pipe B Link N value 1	115
3.3.7	PipeBDPLinkM2— Pipe B Link M value 2	116
3.3.8	PipeBDPLinkN2— Pipe B Link N value 2	116
3.4	Embedded DP CTL & Aux Channel.....	117
3.4.1	DP_A—DisplayPort A Control Register	117
3.4.2	DPA_AUX_CH_CTL—Display Port A AUX Channel Control	121



3.4.3	DPA_AUX_CH_DATA1—Display Port A AUX Data Register 1	123
3.4.4	DPA_AUX_CH_DATA2—Display Port A AUX Data Register 2	123
3.4.5	DPA_AUX_CH_DATA3—Display Port A AUX Data Register 3	124
3.4.6	DPA_AUX_CH_DATA4—Display Port A AUX Data Register 4	124
3.4.7	DPA_AUX_CH_DATA5—Display Port A AUX Data Register 5	125
3.5	Panel Fitter Control Registers	125
3.5.1	PF_WIN_POS—Panel Fitter Window Position	125
3.5.2	PF_WIN_SZ—Panel Fitter Window Size	126
3.5.3	PF_CTRL_1—Panel Fitter Control 1	127
3.5.4	Panel Fitter Coefficient Registers.....	130
3.6	Panel Fitter Horizontal Coefficients.....	131
3.6.1	PF_HFILTL_COEF—Panel Fitter Horizontal Luma/Red Coefficients.....	132
3.6.2	PF_HFILTC_COEF—Panel Fitter Horizontal Chroma/Green and Blue Coefficients	133
3.7	Panel Fitter Vertical Coefficients.....	134
3.7.1	PF_VFILTL_COEF—Panel Fitter Vertical Luma/Red Coefficients	134
3.7.2	PF_VFILTC_COEF—Panel Fitter Vertical Chroma/Green and Blue Coefficients.....	135
4.	Plane Controls (7000h–7FFFh)	137
4.1	Display Pipeline A	137
4.1.1	PIPEA_DSL—Pipe A Display Scan Line	137
4.1.2	PIPEA_SLC—Pipe A Display Scan Line Count Range Compare	138
4.1.3	PIPEACONF—Pipe A Configuration Register	139
4.2	Display Pipeline A Counters and Timestamps.....	144
4.2.1	PIPEA_FRMCOUNT—Pipe A Frame Counter	144
4.2.2	PIPEA_FLIPCOUNT—Pipe A Flip Counter	144
4.2.3	PIPEA_FRMTIMESTAMP—Pipe A Frame Time Stamp	145
4.2.4	PIPEA_FLIPTIMESTAMP—Pipe A Flip Time Stamp	145
4.3	Display Timestamp.....	145
4.3.1	TIMESTAMP_HI—Time Stamp High Value.....	146
4.4	Display Pipeline B	146
4.4.1	PIPEB_DSL—Pipe B Display Scan Line	146
4.4.2	PIPEB_SLC—Pipe B Display Scan Line Count Range Compare	147
4.4.3	PIPEBCONF—Pipe B Configuration Register	148
4.5	Display Pipeline B Counters and Timestamps.....	153
4.5.1	PIPEB_FRMCOUNT—Pipe B Frame Counter	153
4.5.2	PIPEB_FLIPCOUNT—Pipe B Flip Counter	154
4.5.3	PIPEB_FRMTIMESTAMP—Pipe B Frame Time Stamp	154
4.5.4	PIPEB_FLIPTIMESTAMP—Pipe B Flip Time Stamp	154
4.6	Cursor A Plane Control Registers.....	155
4.6.1	CURACNTR—Cursor A Control Register	155
4.6.2	CURABASE—Cursor A Base Address Register.....	158
4.6.3	CURAPOS—Cursor A Position Register	159
4.6.4	CURAVGAPOPUPBASE—Cursor A VGA Popup Base Address Register	160
4.6.5	CURAPALET—Cursor A Palette registers.....	161
4.6.6	CURASURFLIVE—Cursor A Live Surface Base Address.....	162
4.7	Cursor B Plane Control Registers.....	162
4.7.1	CURBCNTR—Cursor B Control Register	163
4.7.2	CURBBASE—Cursor B Base Address Register.....	164
4.7.3	CURBPOS—Cursor B Position Register	165
4.7.4	CURBPALET—Cursor B Palette registers.....	166
4.7.5	CURBSURFLIVE—Cursor B Live Surface Base Address Register	166
4.8	Primary A Plane Control.....	167
4.8.2	DSPALINOFF—Primary A Linear Offset Register	170
4.8.3	DSPASTRIDE—Primary A Stride Register	171



4.8.4	DSPASURF—Primary A Surface Base Address Register.....	171
4.8.5	DSPATILEOFF—Primary A Tiled Offset Register	172
4.8.6	DSPASURFLIVE—Primary A Live Surface Base Address.....	173
4.9	Primary B Plane Control.....	174
4.9.1	DSPBCNTR—Primary B Control Register.....	174
4.9.2	DSPBLINOFF—Primary B Linear Offset Register	177
4.9.3	DSPBSTRIDE—Primary B Stride Register	177
4.9.4	DSPBSURF—Primary B Surface Base Address Register.....	178
4.9.5	DSPBTILEOFF—Primary B Tiled Offset Register	179
4.9.6	DSPBSURFLIVE—Primary B Live Surface Base Address.....	180
4.10	Video Sprite A Control.....	180
4.10.1	DVSACNTR—Video Sprite A Control Register.....	181
4.10.2	DVSALINOFF—Video Sprite A Linear Offset Register.....	186
4.10.3	DVSASTRIDE—Video Sprite A Stride Register.....	186
4.10.4	DVSAPOS—Video Sprite A Position Register	187
4.10.5	DVSAIZE—Video Sprite A Size Register	188
4.10.6	DVSAKEYVAL—Video Sprite A Color Key Value Register	189
4.10.7	DVSAKEYMSK—Video Sprite A Color Key Mask Register.....	190
4.10.8	DVSA SURF—Video Sprite A Surface Address Register.....	191
4.10.9	DVSAKEYMAXVAL—Video Sprite A Color Key Max Value Register	192
4.10.10	DVSATILEOFF—Video Sprite A Tiled Offset Register	193
4.10.11	DVSASURFLIVE—Video Sprite A Live Surface Base Address Register	194
4.10.12	DVSASCALE—Video Sprite A Scaler Control	195
4.10.13	DVSAGAMC—Video Sprite A Gamma Correction Registers	197
4.11	Video Sprite B Control.....	199
4.11.1	DVSB CNTR—Video Sprite B Control Register.....	200
4.11.2	DVSB LINOFF—Video Sprite B Linear Offset Register.....	205
4.11.3	DVSB STRIDE—Video Sprite B Stride Register.....	206
4.11.4	DVSB POS—Video Sprite B Position Register	206
4.11.5	DVSB SIZE—Video Sprite B Size Register	207
4.11.6	DVSB KEYVAL—Video Sprite B Color Key Value Register	208
4.11.7	DVSB KEYMSK—Video Sprite B Color Key Mask Register.....	209
4.11.8	DVSB SURF—Video Sprite B Surface Address Register.....	210
4.11.9	DVSB KEYMAXVAL—Video Sprite B Color Key Max Value Register	210
4.11.10	DVSB TILEOFF—Video Sprite B Tiled Offset Register	211
4.11.11	DVSB SURFLIVE—Video Sprite B Live Surface Base Address Register	212
4.11.12	DVSB SCALE—Video Sprite B Scaler Control	212
4.11.13	DVSB GAMC—Video Sprite B Gamma Correction Registers	214



1. CPU Display Registers [DevSNB+]

This chapter discusses CPU Display Registers that are active in SandyBridge and later projects, unless indicated otherwise.

1.1 Introduction and Register Summary

This chapter contains the register descriptions for the display portion of a family of integrated graphics devices. These registers do vary by devices within the family of devices so special attention needs to be paid to which devices use which registers and register fields.

Different devices within the family may add, modify, or delete registers or register fields relative to another device in the same family based on the supported functions of that device.

The following table contains the sections break down where the register information is contained within this chapter:

Address Range	Description
40000h-4FFFFh	Shared Functions
60000h-6FFFFh	Pipe and Port Controls
70000h-7FFFFh	Plane Controls

1.1.1 Terminology

Description	Software Use	Should be implemented as
Read/Write	This bit can be read or written.	
Reserved	Don't assume a value for these bits. Writes have no effect.	Writes are ignored. Reads return zero.
Reserved: write as zero, must be zero, MBZ	Software must always write a zero to these bits. This allows new features to be added using these bits that will be disabled when using old software and as the default case.	Writes are ignored. Reads return zero. Maybe be connected as Read/Write in future projects.
Reserved: PBC, software must preserve contents	Software must write the original value back to this bit. This allows new features to be added using these bits.	Read only or test mode Read/Write.
Read Only	This bit is read only. The read value is determined by hardware. Writes to this bit have no effect.	According to each specific bit. The bit value is determined by hardware and not affected by register writes to the actual bit.
Read/Clear	This bit can be read. Writes to it with a one cause the bit to clear.	Hardware events cause the bit to be set and the bit will be cleared on a write operation where the corresponding bit has a one for a value.



Description	Software Use	Should be implemented as
Double Buffered	<p>Write when desired. Read gives the unbuffered value (written value) unless specified otherwise. Written values will update to take effect after a certain point.</p> <p>Some have a specific arming sequence where a write to another register is required before the update can take place. This is used to ensure atomic updates of several registers.</p>	<p>Two stages of registers used. First stage is written into and used for readback (unless specified otherwise). First stage value is transferred into second stage at the update point. Second stage value is used to control hardware. Arm/disarm flag needed for specific arming sequences.</p>

1.1.2 Display Mode Set Sequence

Wait values
<p>CPU DP PLL warmup = 20uS</p> <p>CPU FDI transmitter PLL warmup = 10us</p> <p>DMI latency = 20uS</p> <p>FDI training pattern 1 time = 0.5uS</p> <p>FDI training pattern 2 time = 1.5uS</p> <p>FDI idle pattern time = 31uS</p>
Enable sequence
<ol style="list-style-type: none"> 1. Enable panel power as needed to retrieve panel configuration (use AUX VDD enable bit) 2. Enable PCH clock reference source and PCH SSC modulator, wait for warmup (Can be done anytime before enabling port) 3. If enabling CPU embedded DisplayPort A: (Can be done anytime before enabling CPU pipe or port) <ol style="list-style-type: none"> a. Enable PCH 120MHz clock source output to CPU, wait for DMI latency b. Configure and enable CPU DisplayPort PLL in the DisplayPort A register, wait for warmup 4. If enabling port on PCH: (Must be done before enabling CPU pipe or FDI) <ol style="list-style-type: none"> a. Enable PCH FDI Receiver PLL, wait for warmup plus DMI latency b. Switch from Rawclk to PCDclk in FDI Receiver (FDI A OR FDI B) c. [DevSNB] Enable CPU FDI Transmitter PLL, wait for warmup d. [DevILK] CPU FDI PLL is always on and does not need to be enabled 5. Enable CPU panel fitter if needed for hires, required for VGA (Can be done anytime before enabling CPU pipe) 6. Configure CPU pipe timings, M/N/TU, and other pipe settings (Can be done anytime before enabling CPU pipe) 7. Enable CPU pipe 8. Configure and enable CPU planes (VGA or hires) 9. If enabling port on PCH: <ol style="list-style-type: none"> a. Program PCH FDI Receiver TU size same as Transmitter TU size for TU error checking b. Train FDI <ol style="list-style-type: none"> i. Set pre-emphasis and voltage (iterate if training steps fail) ii. Enable CPU FDI Transmitter and PCH FDI Receiver with Training Pattern 1 enabled.



- iii. Wait for FDI training pattern 1 time
 - iv. Read PCH FDI Receiver ISR ([DevIBX-B+] IIR) for bit lock in bit 8 (retry at least once if no lock)
 - v. Enable training pattern 2 on CPU FDI Transmitter and PCH FDI Receiver
 - vi. Wait for FDI training pattern 2 time
 - vii. Read PCH FDI Receiver ISR ([DevIBX-B+] IIR) for symbol lock in bit 9 (retry at least once if no lock)
 - viii. Enable normal pixel output on CPU FDI Transmitter and PCH FDI Receiver
 - ix. Wait for FDI idle pattern time for link to become active
 - c. Configure and enable PCH DPLL, wait for PCH DPLL warmup (Can be done anytime before enabling PCH transcoder)
 - d. [DevCPT] Configure DPLL_SEL to set the DPLL to transcoder mapping and enable DPLL to the transcoder.
 - e. [DevCPT] Configure DPLL_CTL DPLL_HDMI_multipler.
 - f. Configure PCH transcoder timings, M/N/TU, and other transcoder settings (should match CPU settings).
 - g. [DevCPT] Configure and enable Transcoder DisplayPort Control if DisplayPort will be used
 - h. Enable PCH transcoder
10. Enable ports (DisplayPort must enable in training pattern 1)
 11. Enable panel power through panel power sequencing
 12. Wait for panel power sequencing to reach enabled steady state
 13. Disable panel power override
 14. If DisplayPort, complete link training
 15. Enable panel backlight

Disable sequence

1. Disable Panel backlight
2. Disable panel power through panel power sequencing
3. Disable CPU planes (VGA or hires)
4. [DevLK-A] Disable CPU panel fitter
5. Disable CPU pipe
6. Wait for CPU pipe off status (CPU pipe config register pipe state)
7. If disabling DisplayPort on PCH, write the DisplayPort control register bit 31 to 0b.
8. Disable CPU panel fitter (Can be done anytime after CPU pipe is off)
9. If disabling CPU embedded DisplayPort A
 - a. Disable port
 - b. Disable CPU DisplayPort PLL in the DisplayPort A register
 - c. Disable PCH 120MHz clock source output to CPU
10. Else disabling port on PCH:
 - a. Disable CPU FDI Transmitter and PCH FDI Receiver
 - b. Disable port
 - c. Disable PCH transcoder



- d. Wait for PCH transcoder off status (PCH transcoder config register transcoder state)
- e. [DevCPT] Disable Transcoder DisplayPort Control if DisplayPort was used
- f. [DevCPT] Disable Transcoder DPLL Enable bit in DPLL_SEL
- g. Disable PCH DPLL (Can be done anytime after PCH ports and transcoder are off)
- h. If no other PCH transcoder is enabled
 - i. Switch from PCDclk to Rawclk in PCH FDI Receiver
 - ii. [DevSNB] Disable CPU FDI Transmitter PLL
 - iii. Disable PCH FDI Receiver PLL

11. If SSC is no longer needed, disable PCH SSC modulator

12. If clock reference no longer needed, disable PCH clock reference source

Pipe timings change

Use complete disable sequence followed by complete enable sequence with new mode programmings.

Please note that pipe source size can be changed on the fly when panel fitting is enabled.

Notes

CPU FDI Transmitter should not be set to idle while PCH transcoder is enabled as this will cause PCH transcoder underflow.



VGACNTRL—VGA Display Plane Control Register

29	<p>VGA_Pipe_Select</p> <p>Project: All Default Value: 0b</p> <p>For dual pipe devices, this bit determines which pipe is to receive the VGA display data. This must be changed only when the VGA display is in the disabled state via the VGA display disable bit or during the write to enable VGA display.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>PipeA</td> <td>Selects Assigns the VGA display to Pipe A</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>PipeB</td> <td>Selects Assigns the VGA display to Pipe B</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	PipeA	Selects Assigns the VGA display to Pipe A	All	1b	PipeB	Selects Assigns the VGA display to Pipe B	All
Value	Name	Description	Project										
0b	PipeA	Selects Assigns the VGA display to Pipe A	All										
1b	PipeB	Selects Assigns the VGA display to Pipe B	All										
28:27	<p>Reserved Project: All Format: PBC</p>												
26	<p>VGA_Border_Enable</p> <p>Project: All Default Value: 0b</p> <p>This bit determines if the VGA border areas are included in the active display area and do or do not appear on the port output.</p> <p>The border if enabled will be scaled along with the pixel data. Setting this bit allows the popup to be positioned overlapping the border area of the image.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> <td>VGA Border areas are not included in the image size calculations for active area.</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> <td>VGA Border areas are enabled and passed to the display pipe for display and used in the image size calculations.</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	VGA Border areas are not included in the image size calculations for active area.	All	1b	Enable	VGA Border areas are enabled and passed to the display pipe for display and used in the image size calculations.	All
Value	Name	Description	Project										
0b	Disable	VGA Border areas are not included in the image size calculations for active area.	All										
1b	Enable	VGA Border areas are enabled and passed to the display pipe for display and used in the image size calculations.	All										
25	<p>Reserved Project: All Format: PBC</p>												
24	<p>Pipe_Color_Space_Conversion_Enable</p> <p>Project: All Default Value: 0b</p> <p>This bit enables pipe color space conversion for the VGA pixel data. CSC mode in the pipe CSC registers must be set to match the format of the VGA pixel data.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Bypass</td> <td>VGA pixel data bypasses the pipe color space conversion logic</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Pass</td> <td>VGA pixel data passes through the pipe color space conversion logic</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Bypass	VGA pixel data bypasses the pipe color space conversion logic	All	1b	Pass	VGA pixel data passes through the pipe color space conversion logic	All
Value	Name	Description	Project										
0b	Bypass	VGA pixel data bypasses the pipe color space conversion logic	All										
1b	Pass	VGA pixel data passes through the pipe color space conversion logic	All										



VGACNTRL—VGA Display Plane Control Register

23	<p>VGA_Palette_Read_Select Project: All Default Value: 0b</p> <p>This bit only applies to dual display pipe devices and determines which palette VGA palette read accesses will occur from.</p> <p>VGA palette reads are reads from I/O address 0x3c9.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>Palette A</td><td>VGA palette reads will access Palette A</td><td>All</td></tr><tr><td>1b</td><td>Palette B</td><td>VGA palette reads will access Palette B</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	Palette A	VGA palette reads will access Palette A	All	1b	Palette B	VGA palette reads will access Palette B	All
Value	Name	Description	Project										
0b	Palette A	VGA palette reads will access Palette A	All										
1b	Palette B	VGA palette reads will access Palette B	All										
22	<p>VGA_Palette_A_Write_Disable Project: All Default Value: 0b</p> <p>This determines which palette the VGA palette writes will have as a destination. One or both palettes can be the destination. If both are disabled, writes will not affect the palette contents.</p> <p>VGA palette writes are writes to I/O address 0x3C9h.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>Update Palette A</td><td>VGA palette writes will update Palette A</td><td>All</td></tr><tr><td>1b</td><td>Not Update Palette A</td><td>VGA palette writes will not update Palette A</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	Update Palette A	VGA palette writes will update Palette A	All	1b	Not Update Palette A	VGA palette writes will not update Palette A	All
Value	Name	Description	Project										
0b	Update Palette A	VGA palette writes will update Palette A	All										
1b	Not Update Palette A	VGA palette writes will not update Palette A	All										
21	<p>VGA_Palette_B_Write_Disable Project: All Default Value: 0b</p> <p>This determines which palette the VGA palette writes will have as a destination. One or both palettes can be the destination. If both are disabled, writes will not affect the palette contents.</p> <p>VGA palette writes are writes to I/O address 0x3C9h.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>Update Palette B</td><td>VGA palette writes will update Palette B</td><td>All</td></tr><tr><td>1b</td><td>Not Update Palette B</td><td>VGA palette writes will not update Palette B</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	Update Palette B	VGA palette writes will update Palette B	All	1b	Not Update Palette B	VGA palette writes will not update Palette B	All
Value	Name	Description	Project										
0b	Update Palette B	VGA palette writes will update Palette B	All										
1b	Not Update Palette B	VGA palette writes will not update Palette B	All										
20	<p>Legacy_VGA_8-Bit_Palette_Enable Project: All Default Value: 0b</p> <p>This bit only affects reads and writes to the palette through VGA I/O addresses. In the 6-bit mode, the 8-bits of data are shifted up two bits on the write (upper two bits are lost) and shifted two bits down on the read. It provides backward compatibility for original VGA programs (in its default state) as well as VESA VBE support for 8-bit palette. It does not affect palette accesses through the palette register MMIO path.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>6 bit DAC</td><td>6-bit DAC</td><td>All</td></tr><tr><td>1b</td><td>8 bit DAC</td><td>8-bit DAC</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	6 bit DAC	6-bit DAC	All	1b	8 bit DAC	8-bit DAC	All
Value	Name	Description	Project										
0b	6 bit DAC	6-bit DAC	All										
1b	8 bit DAC	8-bit DAC	All										



VGACNTRL—VGA Display Plane Control Register																					
19	Reserved Project: All																				
18	Reserved																				
17:16	Reserved Project: All																				
15:12	Reserved																				
11:8	Reserved																				
7:6	Blink_Duty_Cycle Project: All Default Value: 00b Controls the VGA text mode blink duty cycle <u>relative to the VGA cursor blink duty cycle</u> . <table border="1" data-bbox="349 766 1458 987"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>100%</td> <td>100% Duty Cycle, Full Cursor Rate</td> <td>All</td> </tr> <tr> <td>01b</td> <td>25%</td> <td>25% Duty Cycle, ½ Cursor Rate</td> <td>All</td> </tr> <tr> <td>10b</td> <td>50%</td> <td>50% Duty Cycle, ½ Cursor Rate</td> <td>All</td> </tr> <tr> <td>11b</td> <td>75%</td> <td>75% Duty Cycle, ½ Cursor Rate</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	100%	100% Duty Cycle, Full Cursor Rate	All	01b	25%	25% Duty Cycle, ½ Cursor Rate	All	10b	50%	50% Duty Cycle, ½ Cursor Rate	All	11b	75%	75% Duty Cycle, ½ Cursor Rate	All
Value	Name	Description	Project																		
00b	100%	100% Duty Cycle, Full Cursor Rate	All																		
01b	25%	25% Duty Cycle, ½ Cursor Rate	All																		
10b	50%	50% Duty Cycle, ½ Cursor Rate	All																		
11b	75%	75% Duty Cycle, ½ Cursor Rate	All																		
5:0	VSYNC_Blink_Rate Project: All Controls the VGA blink rate in terms of the number of VSYNCs per on/off cycle. These bits are programmed with the (VSYNCs/cycle)/2-1. The proper programming of this register is determined by the VSYNC rate that the display requires when in a VGA display mode.																				



2.2 Sine ROM Registers

2.2.1 2.4.1 SINE_ROM—Sine ROM

SINE_ROM - Sine ROM						
Register Type:		MMIO				
Address:		42200h-42203h				
Project:		All				
Default Value:		00000000h				
Access:		R/W Special				
Size (in bits):		32				
<p>This register can be used to calculate a sine (or cosine). The intent is to enable calculation of filter coefficients. The angle is written to bits [16:6] as a 11 bit, fixed point, 0.11 value (example for setting different degrees below). Then the sine is read from bits [16:6] as a 11 bit, fixed point, 1.10 value.</p>						
DWord	Bit	Description				
0	31:17	Reserved Project: All				
	16:6	Sine Default Value: 0b Project: All Write the angle, read the sine <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 60%;">Programming Notes</th> <th style="width: 40%;">Project</th> </tr> </thead> <tbody> <tr> <td> Examples of values to write: 00000000000b = 0 or 360 degrees 01000000000b = 90 degrees 10000000000b = 180 degrees 11000000000b = 270 degrees </td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Programming Notes	Project	Examples of values to write: 00000000000b = 0 or 360 degrees 01000000000b = 90 degrees 10000000000b = 180 degrees 11000000000b = 270 degrees	All
	Programming Notes	Project				
Examples of values to write: 00000000000b = 0 or 360 degrees 01000000000b = 90 degrees 10000000000b = 180 degrees 11000000000b = 270 degrees	All					
5:0	Reserved Project: All					



2.3 Power Measurement Registers

These registers are read by the PMU to get information for use in device power estimation.

2.3.1 DE_POWER1 – Display Engine Power Register 1

DE_POWER1 – Display Engine Power Register 1	
Register Type: MMIO Address Offset: 42400h-42403h Project: DevSNB Default Value: 00000000h Access: Read Only Size (in bits): 32	
Bit	Description
31:8	Reserved Project: All Format: MBZ
7:4	Transmit_Lanes_Enabled Project: All Range 0..12 The total number of eDP & FDI lanes enabled.
3:2	Enabled_Panel_Fitters Project: All Range 0..2 Each enabled panel fitter consumes an additional xxmW of power.
1:0	Enabled_DPLLs Project: All Range 0..2 Each DPLL enabled consumes xxmW of power.



2.3.2 DE_POWER2 – Display Engine Power Register 2

DE_POWER2 – Display Engine Power Register 2	
Register Type:	MMIO
Address Offset:	42404h-42407h
Project:	DevSNB
Default Value:	00000000h
Access:	Read Only
Size (in bits):	32
Bit	Description
31:0	DE_bandwidth_counter Project: All This counter increments on every cache line put arriving at the DE. The bandwidth is estimated by taking the difference between two reads at a known interval. The counter is only reset at boot time.

2.4 DPFC Control Registers (43200h–433FFh)

2.4.1 DPFC_CB_BASE – DPFC Compressed Buffer Base Address

DPFC_CB_BASE – DPFC Compressed Buffer Base Address	
Register Type:	MMIO
Address Offset:	43200h-43203h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
The contents of this register can not be changed while compression is enabled.	
Bit	Description
31:28	Reserved Project: All Format: MBZ
27:12	Compressed_Frame_Buffer_Offset_Address Project: All This register specifies offset of the Compressed Frame Buffer from the base of stolen memory. The buffer must be 4K byte aligned.
11:0	Reserved Project: All Format: MBZ



2.4.2 DPFC_CONTROL— DPFC Control

DPFC_CONTROL— DPFC Control			
Register Type: MMIO Address Offset: 43208h-4320Bh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32			
The contents of this register can not be changed, except bit 31, while compression is enabled			
Bit	Description		
31	Enable_Frame_Buffer_Compression Project: All Default Value: 0b This bit is used to globally enable DPFC function at the next Vertical Blank start. Frame buffer compression can only be enabled after selected primary plane has been enabled for one or more vertical blanks and must be disabled before disabling the primary plane.		
	Value	Name	Description
	0b	Disable	Disable frame buffer compression
	1b	Enable	Enable frame buffer compression
30	Plane_Select Project: All Default Value: 0b		
	Value	Name	Description
	0b	Plane A	Plane A
	1b	Plane B	Plane B
29	CPU_Fence_Enable Project: All Default Value: 0b		
	Value	Name	Description
	0b	No CPU Disp Buf	Display Buffer is not in a CPU fence. No modifications are allowed from CPU to the Display Buffer
	1b	CPU Disp Buf	Display Buffer exists in a CPU fence
28	Reserved	Project: All	Format: MBZ
27	Reserved		
26	Reserved		



DPFC_CONTROL— DPFC Control				
25	Persistent_Mode Project: All Default Value: 0b			
	Value	Name	Description	Project
	0b	Non Persistent	Non Persistent Mode	All
	1b	Persistent	Persistent Mode. Enable the invalid modify qualify from CS	All
24:8	Reserved			
7:6	Compression_Limit Project: All Default Value: 0b This register sets a minimum limit on compression. It is also used to determine the size of the compressed buffer: Compression Ratio 1, Pixel Format 16 bpp - Not Supported Compression Ratio 1, Pixel Format 32 bpp - Supported (CFB=FB) Compression Ratio 1/2, Pixel Format 16 bpp - Supported (CFB=FB) Compression Ratio 1/2, Pixel Format 32 bpp - Supported (CFB=1/2 FB) Compression Ratio 1/4, Pixel Format 16 bpp - Supported (CFB=1/2FB) Compression Ratio 1/4, Pixel Format 32 bpp – Supported (CFB=1/4 FB) FB = Frame Buffer Size CFB = Compressed Frame Buffer Size			
	Value	Name	Description	Project
	0b	[Default]		
	00b	1:1	1:1 compression, compressed buffer is the same size as the uncompressed buffer	All
	01b	2:1	2:1 compression, compressed buffer is one half the size of the uncompressed buffer.	All
	10b	4:1	4:1 compression, compressed buffer is one quarter the size of the uncompressed buffer.	All
	11b	Reserved	Reserved	All



DPFC_CONTROL— DPFC Control																					
5:4	<p>Write Back Watermark</p> <p>Default Value: 0b</p> <p>Project: All</p> <p>Compressed data write back engine waits for this amount of data (per segment) to be ready before writing the data out to memory. Compression SR mode must be a 1, or SR disabled for this to take effect.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>[Default]</td> <td></td> <td></td> </tr> <tr> <td>00b</td> <td>4 cache lines</td> <td>4 cache lines</td> <td>All</td> </tr> <tr> <td>01b</td> <td>8 cache lines</td> <td>8 cache lines</td> <td>All</td> </tr> <tr> <td>1Xb</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	[Default]			00b	4 cache lines	4 cache lines	All	01b	8 cache lines	8 cache lines	All	1Xb	Reserved	Reserved	All
Value	Name	Description	Project																		
0b	[Default]																				
00b	4 cache lines	4 cache lines	All																		
01b	8 cache lines	8 cache lines	All																		
1Xb	Reserved	Reserved	All																		
3:0	<p>CPU_Fence_Number</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This field specifies the CPU visible FENCE number corresponding to the placement of the uncompressed frame buffer.</p> <p>[DevSNB] iMPH will only send the host modify message when modifications are in the fence selected in the DPFC_CONTROL_SA register CPUFNCFNUM field. The fence field in the FBC Host Modification message will always be 0 and this field must be programmed to 0 to match.</p>																				

2.4.3 DPFC_RECOMP_CTL — DPFC ReComp Control

DPFC_RECOMP_CTL — DPFC ReComp Control													
<p>Register Type: MMIO</p> <p>Address Offset: 4320Ch-4320Fh</p> <p>Project: All</p> <p>Default Value: 00000000h</p> <p>Access: R/W</p> <p>Size (in bits): 32</p>													
Bit	Description												
31:28	Reserved Project: All Format: MBZ												
27	<p>Enable_ReComp_Stall</p> <p>Project: All</p> <p>Default Value: 0b</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable [Default]</td> <td>Disable</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable [Default]	Disable	All	1b	Enable	Enable	All
Value	Name	Description	Project										
0b	Disable [Default]	Disable	All										
1b	Enable	Enable	All										



DPFC_RECOMP_CTL — DPFC ReComp Control	
26:16	ReComp_Stall_Invalidation_Watermark Project: All If this many or more invalidations occur in one frame, stop compression until the number falls below watermark, then start the recomp timer.
15:6	Reserved Project: All Format: MBZ
5:0	ReCompression_Timer_Count Project: All After invalidations fall below watermark, wait this many frames before restarting the compressor. A 0 means restart compression on the following frame.

2.4.4 DPFC_STATUS — DPFC Status

DPFC_STATUS — DPFC Status	
Register Type: MMIO Address Offset: 43210h-43213h Project: All Default Value: 00000000h Access: Read Only Size (in bits): 32	
Bit	Description
31:27	Reserved Project: All Format: MBZ
26:16	RC_Invalidated_Segment_Count Project: [DevSNB] Updated each vblank, this field indicates the number of segments that have been invalidated for the previous frame, for RC invalidation only
15:11	Reserved Project: All Format: MBZ
10:0	Compressed_Segment_Count Project: All Updated each vblank, this field indicates the number of segments that were fetched from the compressed frame buffer for the previous frame.




2.4.5 DPFC_CPU_Fence_Offset — Y Offset CPU Fence Base to Display Buffer Base

DPFC_CPU_Fence_Offset — Y Offset CPU Fence Base to Display Buffer Base


Register Type: MMIO
Address Offset: 43218h-4321Bh
Project: All
Default Value: 00000000h
Access: R/W
Size (in bits): 32

The contents of this register (shown below) can not be changed while compression is enabled.



Bit	Description
31:22	Reserved Project: All Format: MBZ
21:0	Yfence_disp Project: All Y offset from the CPU fence to the Display Buffer base. [DevSNB] The CPU fence is always programmed to match the Display Buffer base, so this offset must be programmed to 0 to match.

2.5 Interrupt Control Registers



For every first level interrupt bit:

Interrupt event comes in from display, PM, or GT.

There may be more levels of interrupt handling behind each event. For example the PCH Display interrupt event is the result of the SDE interrupt registers.

Interrupt event goes to Interrupt Status Register (ISR) where live status can be read back.

Interrupt event is ANDed with inverted Interrupt Mask Register (IMR) so only unmasked interrupts will proceed.

Unmasked interrupt rising edge sets sticky bit in Interrupt Identity Register (IIR).

IIR is cleared by writing a 1b to it.

IIR can queue up to two interrupt events. When the IIR is cleared, it will set itself again after one clock if a second event was stored.

Sticky interrupt is ANDed with Interrupt Enable Register (IER) so only enabled interrupts will proceed.

All enabled interrupts are then ORed to create the combined interrupt.

Combined interrupt is ANDed with Master Enable (DEIER Bit 31) so only master enabled interrupt will proceed.

Master enabled interrupt then goes to PCI device 2 configuration registers PCISTS2, PCICMD2, and MC which control the MSI and line interrupt.

A Function Level Reset (FLR) or Warm Reset will reset all interrupt logic in display, causing the master enabled interrupt to deassert.



2.5.1 Display Engine Interrupt Registers Bit Definition

Display Engine Interrupt Registers Bit Definition	
Project:	All
Size (in bits):	32
<p>Display Engine (DE) interrupt bits come from events within the display engine, except for some which explicitly list a non-display engine source. The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The Display Engine Interrupt Control Registers all share the same bit definitions from this table.</p>	
Bit	Description
31	<p>Master_Interrupt_Control Project: All Format:</p> <p>This bit exists only in the DEIER Display Engine Interrupt Enable Register.</p> <p>This is the master control for the Display to CPU interrupt. This bit must be set to 1 for any interrupts to propagate to the system.</p>
30	<p>Reserved Project: All Format:</p>
29	<p>Sprite_Plane_B_flip_done Project: All Format:</p> <p>This is an active high pulse when a sprite plane B flip is done.</p>
28	<p>Sprite_Plane_A_flip_done Project: All Format:</p> <p>This is an active high pulse when a sprite plane A flip is done.</p>
27	<p>Primary_Plane_B_flip_done Project: All Format:</p> <p>This is an active high pulse when a primary plane B flip is done.</p>
26	<p>Primary_Plane_A_flip_done Project: All Format:</p> <p>This is an active high pulse when a primary plane A flip is done.</p>
25	<p>Reserved Project: DevSNB Format:</p>
24	<p>GTT_fault Project: All Format:</p> <p>This is an active high level while either of the GTT Fault Status register bits are set.</p>
23	<p>Poison Project: All Format:</p> <p>This is an active high pulse on receiving the poison message.</p>
21	<p>PCH_Display_interrupt_event Project: All Format:</p> <p>This is an active high level while there is an interrupt being generated by the PCH Display. It will stay asserted until the interrupts in the PCH Display are all cleared. Only the rising edge of the PCH Display interrupt will cause the IIR to be set here, so all PCH Display Interrupts, including back to back interrupts, must be cleared before a new PCH Display Interrupt can cause the IIR to be set here.</p>
20	<p>AUX_Channel_A Project: All Format:</p> <p>This is an active high pulse on the AUX A done event.</p>
19	<p>DP_A_Hotplug Project: All Format:</p> <p>This is an active high level while either of the Digital Port A Hot Plug Interrupt Detect Status register bits are set.</p>
18	<p>GSE Project: DevSNB Format:</p> <p>This is an active high pulse on the GSE system level event.</p>



Display Engine Interrupt Registers Bit Definition		
17	DPST_histogram_event This is an active high pulse on the DPST histogram event.	Project: All Format:
16	DPST_phase_in_event This is an active high pulse on the DPST phase in event.	Project: All Format:
15	Pipe_B_vblank This is an active high level for the duration of the Pipe B vertical blank.	Project: All Format:
14	Pipe_B_even_field This is an active high level for the duration of the Pipe B interlaced even field.	Project: All Format:
13	Pipe_B_odd_field This is an active high level for the duration of the Pipe B interlaced odd field.	Project: All Format:
12	Pipe_B_line_compare This is an active high level for the duration of the selected Pipe B scan lines.	Project: All Format:
11	Pipe_B_vsync This is an active high level for the duration of the Pipe B vertical sync.	Project: All Format:
10	Pipe_B_CRC_done This is an active high pulse on the Pipe B CRC done.	Project: All Format:
9	Pipe_B_CRC_error This is an active high pulse on the Pipe B CRC error.	Project: All Format:
8	Pipe_B_FIFO_underrun This is an active high level for the duration of the Pipe B FIFO underrun.	Project: All Format:
7	Pipe_A_vblank This is an active high level for the duration of the Pipe A vertical blank.	Project: All Format:
6	Pipe_A_even_field This is an active high level for the duration of the Pipe A interlaced even field.	Project: All Format:
5	Pipe_A_odd_field This is an active high level for the duration of the Pipe A interlaced odd field.	Project: All Format:
4	Pipe_A_line_compare This is an active high level for the duration of the selected Pipe A scan lines.	Project: All Format:
3	Pipe_A_vsync This is an active high level for the duration of the Pipe A vertical sync.	Project: All Format:
2	Pipe_A_CRC_done This is an active high pulse on the Pipe A CRC done.	Project: All Format:
1	Pipe_A_CRC_error This is an active high pulse on the Pipe A CRC error.	Project: All Format:
0	Pipe_A_FIFO_underrun This is an active high level for the duration of the Pipe A FIFO underrun.	Project: All Format:



2.5.2 DEISR — Display Engine Interrupt Status Register

DEISR — Display Engine Interrupt Status Register													
Register Type:	MMIO												
Address Offset:	44000h-44003h												
Project:	All												
Default Value:	00000000h												
Access:	Read Only												
Size (in bits):	32												
<p>The ISR register contains the non-persistent value of all interrupt status bits. The IMR register selects which of these interrupt conditions are reported in the persistent IIR (i.e., set bits must be cleared by software). Bits in the IER are used to selectively enable IIR bits to cause CPU interrupts.</p>													
Bit	Description												
31:0	<p>Display_Engine_Interrupt_Status_Bits</p> <p>Project: All</p> <p>Format: Display Engine Interrupt Registers Bit Definition</p> <p>FormatDesc: Display Engine (DE) interrupt bits come from events within the display engine, except for some which explicitly list a non-display engine source. The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The Display Engine Interrupt Control Registers all share the same bit definitions from this table.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Doesn't exist</td> <td>Interrupt Condition currently does not exist</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Condition Exists</td> <td>Interrupt Condition currently exists</td> <td>All</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>Some inputs to this register are short pulses; therefore software should not expect to use this register to sample these conditions.</p>	Value	Name	Description	Project	0b	Condition Doesn't exist	Interrupt Condition currently does not exist	All	1b	Condition Exists	Interrupt Condition currently exists	All
Value	Name	Description	Project										
0b	Condition Doesn't exist	Interrupt Condition currently does not exist	All										
1b	Condition Exists	Interrupt Condition currently exists	All										



2.5.3 DEIMR — Display Engine Interrupt Mask Register

DEIMR — Display Engine Interrupt Mask Register													
Register Type:	MMIO												
Address Offset:	44004h-44007h												
Project:	All												
Default Value:	FFFFFFFFh												
Access:	R/W												
Size (in bits):	32												
<p>The IMR register is used by software to control which Interrupt Status Register bits are “masked” or “unmasked”. “Unmasked” bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. “Masked” bits will not be reported in the IIR and therefore cannot generate CPU interrupts.</p>													
Bit	Description												
31:0	<p>Display Engine Interrupt Mask Bits</p> <p>Project: All</p> <p>Format: Display Engine Interrupt Registers Bit Definition</p> <p>FormatDesc: Display Engine (DE) interrupt bits come from events within the display engine, except for some which explicitly list a non-display engine source. The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The Display Engine Interrupt Control Registers all share the same bit definitions from this table.</p> <p>This field contains a bit mask which selects which interrupt bits from the ISR are reported in the IIR.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> <td>Not Masked – will be reported in the IIR</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Masked – will not be reported in the IIR</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Not Masked	Not Masked – will be reported in the IIR	All	1b	Masked	Masked – will not be reported in the IIR	All
Value	Name	Description	Project										
0b	Not Masked	Not Masked – will be reported in the IIR	All										
1b	Masked	Masked – will not be reported in the IIR	All										



2.5.4 DEIR — Display Engine Interrupt Identity Register

DEIR — Display Engine Interrupt Identity Register													
Register Type:	MMIO												
Address Offset:	44008h												
Project:	All												
Default Value:	00000000h												
Access:	R/W Clear												
Size (in bits):	32												
<p>The IIR register contains the interrupt bits that are “unmasked” by the IMR and thus can generate CPU interrupts (if enabled via the IER). When a CPU interrupt is generated, this should be the first register to be interrogated to determine the source of the interrupt. Writing a ‘1’ into the appropriate bit position within this register clears interrupts.</p>													
Bit	Description												
31:0	<p>Display Engine Interrupt Identity Bits</p> <p>Project: All</p> <p>Format: Display Engine Interrupt Registers Bit Definition</p> <p>FormatDesc: Display Engine (DE) interrupt bits come from events within the display engine, except for some which explicitly list a non-display engine source. The DEIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The Display Engine Interrupt Control Registers all share the same bit definitions from this table.</p> <p>This field holds the persistent values of the interrupt bits from the ISR which are unmasked by the IMR. If enabled by the IER, bits set in this register will generate a CPU interrupt. Bits set in this register will remain set (persist) until the interrupt condition is cleared via software by writing a 1' to the appropriate bit(s).</p> <p>For each bit, the IIR can store a second pending interrupt if two or more of the same interrupt conditions occur before the first condition is cleared. Upon clearing the interrupt, the IIR bit will momentarily go low, then return high to indicate there is another interrupt pending.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Not Detected</td> <td>Interrupt Condition Not Detected</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> <td>Interrupt Condition Detected (may or may not have actually generated a CPU interrupt)</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Condition Not Detected	Interrupt Condition Not Detected	All	1b	Condition Detected	Interrupt Condition Detected (may or may not have actually generated a CPU interrupt)	All
Value	Name	Description	Project										
0b	Condition Not Detected	Interrupt Condition Not Detected	All										
1b	Condition Detected	Interrupt Condition Detected (may or may not have actually generated a CPU interrupt)	All										



2.5.5 DEIER — Display Engine Interrupt Enable Register

DEIER — Display Engine Interrupt Enable Register													
Register Type:	MMIO												
Address Offset:	4400Ch												
Project:	All												
Default Value:	00000000h												
Access:	R/W												
Size (in bits):	32												
<p>The IER register contains an interrupt enable bit for each interrupt bit in the IIR register. A disabled interrupt will still appear in the Interrupt Identity Register to allow polling of interrupt sources.</p>													
Bit	Description												
31:0	<p>Display Engine Interrupt Enable Bits</p> <p>Project: All</p> <p>Format: Display Engine Interrupt Registers Bit Definition</p> <p>FormatDesc:</p> <p>Display Engine (DE) interrupt bits come from events within the display engine, except for some which explicitly list a non-display engine source. The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The Display Engine Interrupt Control Registers all share the same bit definitions from this table.</p> <p>The bits in this register enable a CPU interrupt to be generated whenever the corresponding bit in the Interrupt Identity Register becomes set. The DEIER master interrupt control bit must be set to 1 for any interrupts to propagate to the system.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disable</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Disable	All	1b	Enable	Enable	All
Value	Name	Description	Project										
0b	Disable	Disable	All										
1b	Enable	Enable	All										



GT Interrupt Registers Bit Definition	
19	Video_page_directory_faults Project: DevSNB
18	Video_Command_Streamer_Watchdog_counter_exceeded Project: DevSNB
17	Reserved Project: DevSNB Format: MBZ
16	Video_MI_FLUSH_DW_notify Project: DevSNB
15	Video_Command_Streamer_error_interrupt Project: DevSNB
14	Video_MMIO_sync_flush_status Project: DevSNB
13	Reserved Project: DevSNB Format:
12	Video_Command_Streamer_MI_USER_INTERRUPT Project: DevSNB
11:9	Reserved Project: DevSNB Format:
8	Render_AS_Context_Switch_Interrupt Project: DevSNB
7	Render_page_directory_faults Project: DevSNB
6	Render_Command_Streamer_Watchdog_counter_exceeded Project: DevSNB
5	Reserved Project: DevSNB Format:
4	Render_PIPE_CONTROL_notify Project: DevSNB
3	Render_Command_Streamer_error_interrupt Project: DevSNB
2	Render_MMIO_sync_flush_status Project: DevSNB



GT Interrupt Registers Bit Definition	
1	Reserved Project: DevSNB
0	Render_Command_Streamers_MI_USER_INTERRUPT Project: DevSNB

2.5.7 GTISR — GT Interrupt Status Register

GTISR — GT Interrupt Status Register													
Register Type: MMIO Address Offset: 44010h Project: All Default Value: 00000000h Access: Read Only Size (in bits): 32													
The ISR register contains the non-persistent value of all interrupt status bits. The IMR register selects which of these interrupt conditions are reported in the persistent IIR (i.e., set bits must be cleared by software). Bits in the IER are used to selectively enable IIR bits to cause CPU interrupts.													
Bit	Description												
31:0	GT_Interrupt_Status_Bits Project: All Format: GT Interrupt Registers Bit Definition Format Description: The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt. The GT Interrupt Control Registers all share the same bit definition from this table. This field contains the non-persistent values of all interrupt status bits. <table border="1" data-bbox="349 1501 1458 1633"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Doesn't Exist</td> <td>Interrupt Condition currently does not exist</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Condition Exists</td> <td>Interrupt Condition currently exists</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Condition Doesn't Exist	Interrupt Condition currently does not exist	All	1b	Condition Exists	Interrupt Condition currently exists	All
Value	Name	Description	Project										
0b	Condition Doesn't Exist	Interrupt Condition currently does not exist	All										
1b	Condition Exists	Interrupt Condition currently exists	All										
Programming Notes Some inputs to this register are short pulses; therefore software should not expect to use this register to sample these conditions.													



2.5.8 GTIMR — GT Interrupt Mask Register

GTIMR — GT Interrupt Mask Register													
Register Type: MMIO Address Offset: 44014h Project: All Default Value: FFFFFFFFh Access: R/W Size (in bits): 32													
<p>The IMR register is used by software to control which Interrupt Status Register bits are “masked” or “unmasked”. “Unmasked” bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. “Masked” bits will not be reported in the IIR and therefore cannot generate CPU interrupts.</p> <p>For command streamer interrupts DO NOT use this register to mask interrupt events. Instead use the individual command streamer MASK bits.</p>													
Bit	Description												
31:0	<p>GT Interrupt Mask Bits</p> <p>Project: All</p> <p>Format: GT Interrupt Registers Bit Definition</p> <p>FormatDesc:</p> <p>The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The GT Interrupt Control Registers all share the same bit definition from this table.</p> <p>This field contains a bit mask which selects which interrupt bits from the ISR are reported in the IIR.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Not Masked</td> <td>Not Masked – will be reported in the IIR</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Masked</td> <td>Masked – will not be reported in the IIR</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Not Masked	Not Masked – will be reported in the IIR	All	1b	Masked	Masked – will not be reported in the IIR	All
Value	Name	Description	Project										
0b	Not Masked	Not Masked – will be reported in the IIR	All										
1b	Masked	Masked – will not be reported in the IIR	All										



2.5.9 GTIIR — GT Interrupt Identity Register

GTIIR - GT Interrupt Identity Register															
Register Type:	MMIO														
Address:	44018h-4401Bh														
Project:	All														
Default Value:	00000000h														
Access:	R/W Clear														
Size (in bits):	32														
<p>The IIR register contains the interrupt bits that are unmasked by the IMR and thus can generate CPU interrupts (if enabled via the IER). When a CPU interrupt is generated, this should be the first register to be interrogated to determine the source of the interrupt. Writing a 1' into the appropriate bit position within this register clears interrupts.</p>															
DWord	Bit	Description													
0	31:0	<p>GT Interrupt Identity Bits</p> <p>Project: All</p> <p>Format: GT Interrupt Registers Bit Definition</p> <p>FormatDesc:</p> <p>The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The GT Interrupt Control Registers all share the same bit definition from this table.</p> <p>This field holds the persistent values of the interrupt bits from the ISR which are unmasked by the IMR. If enabled by the IER, bits set in this register will generate a CPU interrupt. Bits set in this register will remain set (persist) until the interrupt condition is cleared via software by writing a 1' to the appropriate bit(s).</p> <p>For each bit, the IIR can store a second pending interrupt if two or more of the same interrupt conditions occur before the first condition is cleared. Upon clearing the interrupt, the IIR bit will momentarily go low, then return high to indicate there is another interrupt pending.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Not Detected</td> <td>Interrupt Condition Not Detected</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> <td>Interrupt Condition Detected (may or may not have actually generated a CPU interrupt)</td> <td>All</td> </tr> </tbody> </table>		Value	Name	Description	Project	0b	Condition Not Detected	Interrupt Condition Not Detected	All	1b	Condition Detected	Interrupt Condition Detected (may or may not have actually generated a CPU interrupt)	All
Value	Name	Description	Project												
0b	Condition Not Detected	Interrupt Condition Not Detected	All												
1b	Condition Detected	Interrupt Condition Detected (may or may not have actually generated a CPU interrupt)	All												



2.5.10 GTIER — GT Interrupt Enable Register

GTIER - GT Interrupt Enable Register															
Register Type:		MMIO													
Address:		4401Ch-4401Fh													
Project:		All													
Default Value:		00000000h													
Access:		R/W													
Size (in bits):		32													
<p>The IER register contains an interrupt enable bit for each interrupt bit in the IIR register. A disabled interrupt will still appear in the Interrupt Identity Register to allow polling of interrupt sources.</p>															
DWord	Bit	Description													
0	31:0	<p>GT Interrupt Enable Bits</p> <p>Project: All</p> <p>Format: GT Interrupt Registers Bit Definition</p> <p>FormatDesc: The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The GT Interrupt Control Registers all share the same bit definition from this table.</p> <p>The bits in this register enable a CPU interrupt to be generated whenever the corresponding bit in the Interrupt Identity Register becomes set. The DEIER master interrupt control bit must be set to 1 for any interrupts to propagate to the system.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disable</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable</td> <td>All</td> </tr> </tbody> </table>		Value	Name	Description	Project	0b	Disable	Disable	All	1b	Enable	Enable	All
Value	Name	Description	Project												
0b	Disable	Disable	All												
1b	Enable	Enable	All												



2.5.11 Power Management Interrupt Registers Bit Definition [DevSNB]

Power Management Interrupt Registers Bit Definition [DevSNB]			
Project:	DevSNB		
Size(in bits):	32		
The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.			
The Power Management Interrupt Control Registers all share the same bit definition from this table.			
Bit	Description		
31:26	Reserved	Project: All	Format:
25	PCU_pcode2driver_mailbox_event	Project: All	Format:
24	PCU_Thermal_Event	Project: All	Format:
23:7	Reserved	Project: All	Format:
6	Render_Frequency_Downward_Timeout_During_RC6_interrupt	Project: All	Format:
5	RP_UP_threshold_interrupt	Project: All	Format:
4	RP_DOWN_threshold_interrupt	Project: All	Format:
3	Reserved	Project: All	Format:
2	Render_geyserville_UP_evaluation_interval_interrupt	Project: All	Format:
1	Render_geyserville_Down_evaluation_interval_interrupt	Project: All	Format:
0	Reserved	Project: All	Format: MBZ



2.5.12 PMISR — PM Interrupt Status Register

PMISR — PM Interrupt Status Register																	
Register Type: MMIO Address Offset: 44020h Project: DevSNB Default Value: 00000000h Access: Read Only Size (in bits): 32																	
<p>The ISR register contains the non-persistent value of all interrupt status bits. The IMR register selects which of these interrupt conditions are reported in the persistent IIR (i.e., set bits must be cleared by software). Bits in the IER are used to selectively enable IIR bits to cause CPU interrupts.</p>																	
Bit	Description																
31:0	<p>Power Management Interrupt Status Bits</p> <p>Project: All</p> <p>Format: Power Management Interrupt Registers Bit Definition</p> <p>FormatDesc: The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The Power Management Interrupt Control Registers all share the same bit definition from this table.</p> <p>This field contains the non-persistent values of all interrupt status bits.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Does Not Exist</td> <td>Interrupt Condition currently does not exist</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Condition Exists</td> <td>Interrupt Condition currently exists</td> <td>All</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Programming Notes</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>Some inputs to this register are short pulses, therefore software should not expect to use this register to sample these conditions.</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Condition Does Not Exist	Interrupt Condition currently does not exist	All	1b	Condition Exists	Interrupt Condition currently exists	All	Programming Notes	Project	Some inputs to this register are short pulses, therefore software should not expect to use this register to sample these conditions.	All
Value	Name	Description	Project														
0b	Condition Does Not Exist	Interrupt Condition currently does not exist	All														
1b	Condition Exists	Interrupt Condition currently exists	All														
Programming Notes	Project																
Some inputs to this register are short pulses, therefore software should not expect to use this register to sample these conditions.	All																



2.5.13 PMIMR — Power Management Interrupt Mask Register

PMIMR — Power Management Interrupt Mask Register													
Register Type: MMIO Address Offset: 44024h-44027h Project: DevSNB Default Value: FFFFFFFFh Access: R/W Size (in bits): 32													
<p>The IMR register is used by software to control which Interrupt Status Register bits are “masked” or “unmasked”. “Unmasked” bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. “Masked” bits will not be reported in the IIR and therefore cannot generate CPU interrupts.</p> <p>For power management interrupts DO NOT use this register to mask interrupt events. Instead use the individual power management MASK bits in the corresponding PMunit register space.</p>													
Bit	Description												
31:0	<p>Power Management Interrupt Mask Bits</p> <p>Project: All</p> <p>Format: Power Management Interrupt Registers Bit Definition</p> <p>FormatDesc: The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The Power Management Interrupt Control Registers all share the same bit definition from this table.</p> <p>This field contains a bit mask which selects which interrupt bits from the ISR are reported in the IIR.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Not Masked</td> <td>Not Masked – will be reported in the IIR</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Masked</td> <td>Masked – will not be reported in the IIR</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Not Masked	Not Masked – will be reported in the IIR	All	1b	Masked	Masked – will not be reported in the IIR	All
Value	Name	Description	Project										
0b	Not Masked	Not Masked – will be reported in the IIR	All										
1b	Masked	Masked – will not be reported in the IIR	All										



2.5.14 PMIIR — Power Management Interrupt Identity Register

PMIIR — Power Management Interrupt Identity Register													
Register Type:	MMIO												
Address Offset:	44028h												
Project:	DevSNB												
Default Value:	00000000h												
Access:	R/W Clear												
Size (in bits):	32												
<p>The IIR register contains the interrupt bits that are “unmasked” by the IMR and thus can generate CPU interrupts (if enabled via the IER). When a CPU interrupt is generated, this should be the first register to be interrogated to determine the source of the interrupt. Writing a ‘1’ into the appropriate bit position within this register clears interrupts.</p>													
Bit	Description												
31:0	<p>Power Management Interrupt Identity Bits</p> <p>Project: All</p> <p>Format: Power Management Interrupt Registers Bit Definition</p> <p>FormatDesc: The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The Power Management Interrupt Control Registers all share the same bit definition from this table.</p> <p>This field holds the persistent values of the interrupt bits from the ISR which are unmasked by the IMR. If enabled by the IER, bits set in this register will generate a CPU interrupt. Bits set in this register will remain set (persist) until the interrupt condition is cleared via software by writing a 1' to the appropriate bit(s).</p> <p>For each bit, the IIR can store a second pending interrupt if two or more of the same interrupt conditions occur before the first condition is cleared. Upon clearing the interrupt, the IIR bit will momentarily go low, then return high to indicate there is another interrupt pending.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>IC No Detect</td> <td>Interrupt Condition Not Detected</td> <td>All</td> </tr> <tr> <td>1b</td> <td>IC Detect</td> <td>Interrupt Condition Detected (may or may not have actually generated a CPU interrupt)</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	IC No Detect	Interrupt Condition Not Detected	All	1b	IC Detect	Interrupt Condition Detected (may or may not have actually generated a CPU interrupt)	All
Value	Name	Description	Project										
0b	IC No Detect	Interrupt Condition Not Detected	All										
1b	IC Detect	Interrupt Condition Detected (may or may not have actually generated a CPU interrupt)	All										



2.5.15 PMIER — Power Management Interrupt Enable Register

PMIER — Power Management Interrupt Enable Register													
Register Type:	MMIO												
Address Offset:	4402Ch-4402Fh												
Project:	DevSNB												
Default Value:	00000000h												
Access:	R/W												
Size (in bits):	32												
<p>The IER register contains an interrupt enable bit for each interrupt bit in the IIR register. A disabled interrupt will still appear in the Interrupt Identity Register to allow polling of interrupt sources.</p>													
Bit	Description												
31:0	<p>Power Management Interrupt Enable Bits</p> <p>Project: All</p> <p>Format: Power Management Interrupt Registers Bit Definition</p> <p>FormatDesc: The DEIIR and GTIIR and PMIIR are ORed together to generate the CPU interrupt.</p> <p>The Power Management Interrupt Control Registers all share the same bit definition from this table.</p> <p>The bits in this register enable a CPU interrupt to be generated whenever the corresponding bit in the Interrupt Identity Register becomes set. The DEIER master interrupt control bit must be set to 1 for any interrupts to propagate to the system.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disable</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Disable	All	1b	Enable	Enable	All
Value	Name	Description	Project										
0b	Disable	Disable	All										
1b	Enable	Enable	All										



2.5.16 Digital Port Hot Plug Control Register

Digital Port Hot Plug Control Register			
Register Type: MMIO Address Offset: 44030h-44033h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32			
Bit	Description		
31:5	Reserved Project: All Format:		
4	Digital_Port_A_Hot_Plug_Detect_Input_Enable Project: All Default Value: 0b Controls the state of the HPD buffer for the digital port. The buffer state is independent of whether the port is enabled or not.		
	Value	Name	Description
	0b	Disable	Buffer disabled
	1b	Enable	Buffer enabled. Hot plugs bit reflect the electrical state of the HPD pin
	Project		
	All		
	All		
3:2	Digital_Port_A_Hot_Plug_Short_Pulse_Duration Project: All Default Value: 0b These bits define the duration of the pulse defined as a short pulse.		
	Value	Name	Description
	00b	2ms	2 ms
	01b	4.5ms	4.5 ms
	10b	6ms	6 ms
	11b	100ms	100 ms
	Project		
	All		
	All		
	All		
	All		
1:0	Digital_Port_A_Hot_Plug_Interrupt_Detect_Status Project: All Access: R/W Clear Default Value: 0b This reflects hot plug detect status on the digital port. This bit is used for either monitor hotplug/unplug or for notification of a sink event. When either a long or short pulse is detected, one of these bits will set. These bits are ORED together to go to the main ISR hotplug register bit. These are sticky bits, cleared by writing 1s to them.		
	Value	Name	Description
	00b	Not Detected	Digital port hot plug event not detected
	Project		
	All		



Digital Port Hot Plug Control Register				
	1Xb	Long Pulse	Digital port long pulse hot plug event detected	All
	X1b	Short Pulse	Digital port short pulse hot plug event detected	All

2.5.17 GTT Fault Status Register

GTT Fault Status Register				
Register Type: MMIO				
Address Offset: 44040h-44043h				
Project: All				
Default Value: 00000000h				
Access: R/W Clear				
Size (in bits): 32				
Bit	Description			
31:8	Reserved	Project: All	Format:	
7	Invalid_GTT_page_table_entry Project: All Default Value: 0b This is a sticky bit, cleared by writing 1 to it. All the GTT Fault Status bits are ORed together to go to the main ISR GTT Fault bit.			
	Value	Name	Description	Project
	0b	Not Detected	Event not detected	All
	1b	Detected	Event detected	All
6	Invalid_page_table_entry_data Project: All Default Value: 0b This is a sticky bit, cleared by writing 1 to it. All the GTT Fault Status bits are ORed together to go to the main ISR GTT Fault bit.			
	Value	Name	Description	Project
	0b	Not Detected	Event not detected	All
	1b	Detected	Event detected	All



GTT Fault Status Register

5	<p>Cursor_B_GTT_Fault_Status Project: All Default Value: 0b This reflects GTT fault status for this plane. This is a sticky bit, cleared by writing 1 to it. All the GTT Fault Status bits are ORed together to go to the main ISR GTT Fault bit.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>Not Detected</td><td>Event not detected</td><td>All</td></tr><tr><td>1b</td><td>Detected</td><td>Event detected</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	Not Detected	Event not detected	All	1b	Detected	Event detected	All
Value	Name	Description	Project										
0b	Not Detected	Event not detected	All										
1b	Detected	Event detected	All										
4	<p>Cursor_A_GTT_Fault_Status Project: All Default Value: 0b This reflects GTT fault status for this plane. This is a sticky bit, cleared by writing 1 to it. All the GTT Fault Status bits are ORed together to go to the main ISR GTT Fault bit.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>Not Detected</td><td>Event not detected</td><td>All</td></tr><tr><td>1b</td><td>Detected</td><td>Event detected</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	Not Detected	Event not detected	All	1b	Detected	Event detected	All
Value	Name	Description	Project										
0b	Not Detected	Event not detected	All										
1b	Detected	Event detected	All										
3	<p>Sprite_B_GTT_Fault_Status Project: All Default Value: 0b This reflects GTT fault status for this plane. This is a sticky bit, cleared by writing 1 to it. All the GTT Fault Status bits are ORed together to go to the main ISR GTT Fault bit.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>Not Detected</td><td>Event not detected</td><td>All</td></tr><tr><td>1b</td><td>Detected</td><td>Event detected</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	Not Detected	Event not detected	All	1b	Detected	Event detected	All
Value	Name	Description	Project										
0b	Not Detected	Event not detected	All										
1b	Detected	Event detected	All										
2	<p>Sprite_A_GTT_Fault_Status Project: All Default Value: 0b This reflects GTT fault status for this plane. This is a sticky bit, cleared by writing 1 to it. All the GTT Fault Status bits are ORed together to go to the main ISR GTT Fault bit.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>Not Detected</td><td>Event not detected</td><td>All</td></tr><tr><td>1b</td><td>Detected</td><td>Event detected</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	Not Detected	Event not detected	All	1b	Detected	Event detected	All
Value	Name	Description	Project										
0b	Not Detected	Event not detected	All										
1b	Detected	Event detected	All										



GTT Fault Status Register			
1	Primary_B_GTT_Fault_Status Project: All Default Value: 0b This reflects GTT fault status for this plane. This is a sticky bit, cleared by writing 1 to it. All the GTT Fault Status bits are ORed together to go to the main ISR GTT Fault bit.		
	Value	Name	Description
	0b	Not Detected	Event not detected
	1b	Detected	Event detected
0	Primary_A_GTT_Fault_Status Project: All Default Value: 0b This reflects GTT fault status for this plane. This is a sticky bit, cleared by writing 1 to it. All the GTT Fault Status bits are ORed together to go to the main ISR GTT Fault bit.		
	Value	Name	Description
	0b	Not Detected	Event not detected
	1b	Detected	Event detected

2.6 Display Engine Render Response

Do not cause more than one display event to be reported in the render response.

Either mask off all but one event, using the Display Engine Render Response Mask Register (DERRMR 0x44050), or never initiate more than one event.

2.6.1 Display Engine Render Response Message Bit Definition

Display Engine Render Response Message Bit Definition			
Project:	DevSNB		
Size(in bits):	32		
Display Engine (DE) render response message bits come from events within the display engine. The Display Engine Render Response Message Registers all share the same bit definitions from this table.			
Bit	Description		
31:14	Reserved	Project: All	Format:
13	Pipe_B_Start_of_Horizontal_Blank_Event	Project: All	Format:
This event will be reported on the start of the Pipe B Horizontal Blank.			
12	Reserved	Project: All	Format:



Display Engine Render Response Message Bit Definition			
11	Pipe_B_Start_of_Vertical_Blank_Event This event will be reported on the start of the Pipe B Vertical Blank.	Project: All	Format:
10	Pipe_B_Sprite_Plane_Flip_Done_Event This event will be reported on the completion of a flip for the Pipe B Sprite Plane.	Project: All	Format:
9	Pipe_B_Primary_Plane_Flip_Done_Event This even will be reported on the completion of a flip for the Pipe B Primary Plane.	Project: All	Format:
8	Pipe_B_Scanline_Event This event will be reported on the Pipe B scan line event.	Project: All	Format:
7:6	Reserved	Project: All	Format:
5	Pipe_A_Start_of_Horizontal_Blank_Event This event will be reported on the start of the Pipe A Horizontal Blank.	Project: All	Format:
4	Reserved	Project: All	Format:
3	Pipe_A_Start_of_Vertical_Blank_Event This even will be reported on the start of the Pipe A Vertical Blank.	Project: All	Format:
2	Pipe_A_Sprite_Plane_Flip_Done_Event This event will be reported on the completion of a flip for the Pipe A Sprite Plane.	Project: All	Format:
1	Pipe_A_Primary_Plane_Flip_Done_Event This even will be reported on the completion of a flip for the Pipe A Primary Plane.	Project: All	Format:
0	Pipe_A_Scanline_Event This event will be reported on the Pipe A Display scan line event.	Project: All	Format:



2.6.2 DERRMR — Display Engine Render Response Mask Register

DERRMR - Display Engine Render Response Mask Register														
Register Type:	MMIO													
Address:	44050h-44053h													
Project:	DevSNB													
Default Value:	0000FFFFh													
Access:	R/W													
Size (in bits):	32													
<p>This register is used by software to control which render response message bits are masked or unmasked. Unmasked bits will cause a render response message to be sent and will be reported in that message. Masked bits will not be reported and will not cause a render response message to be sent.</p> <p>Unmasked events will wake render (command streamer) as they occur, so for improved power savings it is recommended to only unmask events that are required. Programming this register can be done through MMIO or a command streamer LOAD_REGISTER_IMMEDIATE command.</p>														
DWord	Bit	Description												
0	31:0	<p>Display Engine Render Response Message Mask Bits</p> <p>Project: All</p> <p>Format: Display Engine Render Response Message Bit Definition</p> <p>FormatDesc: Display Engine (DE) render response message bits come from events within the display engine. The Display Engine Render Response Message Registers all share the same bit definitions from this table.</p> <p>This field contains a bit mask which selects which events cause and are reported in the render response message.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> <td>Not Masked – will be cause and be reported in the message</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Masked</td> <td>Masked – will not cause or be reported in the message</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Not Masked	Not Masked – will be cause and be reported in the message	All	1b	Masked	Masked – will not cause or be reported in the message	All
Value	Name	Description	Project											
0b	Not Masked	Not Masked – will be cause and be reported in the message	All											
1b	Masked	Masked – will not cause or be reported in the message	All											



2.7 Display Arbitration Control

2.7.1 DISP_ARB_CTL—Display Arbiter Control

DISP_ARB_CTL—Display Arbiter Control																					
Register Type: MMIO Address Offset: 45000h-45003h Project: All Default Value: C2240622h Access: R/W Size (in bits): 32 Trusted Type: 1																					
Bit	Description																				
31	Reserved																				
30	Reserved																				
29	Reserved																				
28	Reserved Project: All Format:																				
27:26	HP_Queue_Watermark Project: All Default Value: 00b																				
25:24	LP_Write_Request_Limit Project: All Default Value: 10b 4 The value in this register indicates the maximum number of back to back LP write requests that will be accepted from a single client before re-arbitrating. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>1</td> <td>1</td> <td>All</td> </tr> <tr> <td>01b</td> <td>2</td> <td>2</td> <td>All</td> </tr> <tr> <td>10b</td> <td>4</td> <td>4 (default)</td> <td>All</td> </tr> <tr> <td>11b</td> <td>8</td> <td>8</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	1	1	All	01b	2	2	All	10b	4	4 (default)	All	11b	8	8	All
Value	Name	Description	Project																		
00b	1	1	All																		
01b	2	2	All																		
10b	4	4 (default)	All																		
11b	8	8	All																		
23:20	TLB_Request_Limit Project: All Default Value: 0010b 2 Range: 1..15 The value in this register indicates the maximum number of TLB requests that can be made in an arbitration loop. Range 1 – 15, (default 2). Zero is not a valid programming.																				



DISP_ARB_CTL—Display Arbiter Control																	
19:16	<p>TLB_Request_In-Flight_Limit</p> <p>Project: All</p> <p>Default Value: 0100b 4</p> <p>Range: 1..15</p> <p>The value in this register indicates the maximum number of TLB (or VTd) requests that can be in flight at any given time. Range 1 – 15, (default 4). Zero is not a valid programming.</p>																
15	Reserved																
14:13	<p>Address_Swizzling_for_Tiled-Surfaces</p> <p>Project: All</p> <p>Default Value: 00b</p> <p>DRAM configuration registers show if memory address swizzling is needed.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>No Display</td> <td>No display request address swizzling</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>Enable</td> <td>Enable display request address bit[6] swizzling for tiled surfaces</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1Xb</td> <td>Reserved</td> <td>Reserved</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	No Display	No display request address swizzling	All	01b	Enable	Enable display request address bit[6] swizzling for tiled surfaces	All	1Xb	Reserved	Reserved	All
Value	Name	Description	Project														
00b	No Display	No display request address swizzling	All														
01b	Enable	Enable display request address bit[6] swizzling for tiled surfaces	All														
1Xb	Reserved	Reserved	All														
12	Reserved Project: All Format:																
11:8	<p>HP_Page_Break_Limit</p> <p>Project: All</p> <p>Default Value: 0110b 6</p> <p>Range: 1..15</p> <p>The value in this register represents the maximum number of page breaks allowed in a HP request chain. Range 1 – 15, (default 6). Zero is not a valid programming.</p>																
7	Reserved Project: All Format:																
6:0	<p>HP_Data_Request_Limit</p> <p>Project: All</p> <p>Default Value: 01000010b 34</p> <p>Range: 1..127</p> <p>The value in this register represents the maximum number of cachelines allowed in a HP request chain. Range 1 – 127, (default 34). Zero is not a valid programming.</p>																



2.7.2 DISP_ARB_CTL2—Display Arbiter Control 2 [DevSNB]

DISP_ARB_CTL2—Display Arbiter Control 2 [DevSNB]													
Register Type: MMIO Address Offset: 45004h-45007h Project: DevSNB Default Value: 00000000h Access: R/W Size (in bits): 32													
Bit	Description												
31	Reserved												
30:9	Reserved Project: All Format: MBZ												
8	Fetch_Timing Project: All Default Value: 0b The value in this register is valid only when Opportunistic Fetches are enabled. The value in this register is used to specify when an opportunistic fetch can happen. For any opportunistic fetch to happen, display should not be in the process of waking the system. <table border="1" data-bbox="349 1014 1458 1144"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>FE inSR</td> <td>Fetch on falling edge of inSR</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Not inSR</td> <td>Fetch when not inSR</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	FE inSR	Fetch on falling edge of inSR	All	1b	Not inSR	Fetch when not inSR	All
Value	Name	Description	Project										
0b	FE inSR	Fetch on falling edge of inSR	All										
1b	Not inSR	Fetch when not inSR	All										
7	Opportunistic_Fetch_Behavior Project: All Default Value: 0h The value in this register is valid only when Opportunistic Fetches are enabled. The value in this register represents the fetch behavior when an opportunistic fetch is triggered. For any opportunistic fetch to happen, display should not be in the process of waking the system. <table border="1" data-bbox="349 1402 1458 1533"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>One Burst</td> <td>One Burst Only</td> <td>All</td> </tr> <tr> <td>1h</td> <td>Fill FIFO</td> <td>Fill FIFO to Top</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0h	One Burst	One Burst Only	All	1h	Fill FIFO	Fill FIFO to Top	All
Value	Name	Description	Project										
0h	One Burst	One Burst Only	All										
1h	Fill FIFO	Fill FIFO to Top	All										
6	Reserved Project: All Format: MBZ												



DISP_ARB_CTL2—Display Arbiter Control 2 [DevSNB]																					
5:4	<p>Inflight_HP_Read_Request_Limit Project: All Default Value: 00b The value in this register represents the maximum number of HP read request transactions that can inflight at any given time.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>128 HP</td> <td>128 HP inflight transactions limit</td> <td>All</td> </tr> <tr> <td>01b</td> <td>64 HP</td> <td>64 HP inflight transactions limit</td> <td>All</td> </tr> <tr> <td>10b</td> <td>32 HP</td> <td>32 HP inflight transactions limit</td> <td>All</td> </tr> <tr> <td>11b</td> <td>16 HP</td> <td>16 HP inflight transactions limit</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	128 HP	128 HP inflight transactions limit	All	01b	64 HP	64 HP inflight transactions limit	All	10b	32 HP	32 HP inflight transactions limit	All	11b	16 HP	16 HP inflight transactions limit	All
Value	Name	Description	Project																		
00b	128 HP	128 HP inflight transactions limit	All																		
01b	64 HP	64 HP inflight transactions limit	All																		
10b	32 HP	32 HP inflight transactions limit	All																		
11b	16 HP	16 HP inflight transactions limit	All																		
3:2	<p>Reserved Project: All Format:</p>																				
1:0	<p>RTID_FIFO_Watermark Project: All Default Value: 0b The value in this register represents the watermark value for the RTID FIFO. HP transactions will start only when the FIFO level is above or equal the watermark</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 RTIDs</td> <td>8 RTIDs available in FIFO</td> <td>All</td> </tr> <tr> <td>01b</td> <td>16 RTIDs</td> <td>16 RTIDs available in FIFO</td> <td>All</td> </tr> <tr> <td>10b</td> <td>32 RTIDs</td> <td>32 RTIDs available in FIFO</td> <td>All</td> </tr> <tr> <td>11b</td> <td>RESERVED</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	8 RTIDs	8 RTIDs available in FIFO	All	01b	16 RTIDs	16 RTIDs available in FIFO	All	10b	32 RTIDs	32 RTIDs available in FIFO	All	11b	RESERVED	Reserved	All
Value	Name	Description	Project																		
00b	8 RTIDs	8 RTIDs available in FIFO	All																		
01b	16 RTIDs	16 RTIDs available in FIFO	All																		
10b	32 RTIDs	32 RTIDs available in FIFO	All																		
11b	RESERVED	Reserved	All																		

2.8 Display Watermark Registers

The watermark registers are used to control the display to memory request timing. The watermarks must be programmed according to the rules provided in the “Programming Watermarks” document. The default values of the watermarks should allow the display to operate in any mode supported by the memory configuration. However, the default watermarks are not optimized for power or memory bandwidth efficiency. Watermarks must enable from the bottom up, meaning if WM2 is disabled, WM3 must also be disabled, and if WM1 is disabled, both WM2 and WM3 must also be disabled.



2.8.1 WM0_PIPE_A—Pipe A Main Watermarks

WM0_PIPE_A—Pipe A Main Watermarks	
Register Type: MMIO Address Offset: 45100h-45103h Project: All Default Value: 00783818h Access: R/W Size (in bits): 32	
Bit	Description
31:23	Reserved Project: All Format:
22:16	Pipe_A_Primary_Watermark Project: All Number in 64Bs of data in FIFO below which the Pipe A Primary stream will generate requests to memory
15:14	Reserved Project: All Format:
13:8	Pipe_A_Sprite_Watermark Project: All Number in 64Bs of data in FIFO below which the Pipe A Sprite stream will generate requests to memory
7:5	Reserved Project: All Format:
4:0	Pipe_A_Cursor_Watermark Project: All Number in 64Bs of data in FIFO below which the Pipe A Cursor stream will generate requests to memory

2.8.2 WM0_PIPE_B—Pipe B Main Watermarks

WM0_PIPE_B—Pipe B Main Watermarks	
Register Type: MMIO Address Offset: 45104h-45107h Project: All Default Value: 00783818h Access: R/W Size (in bits): 32 Trusted Type: 1	
Bit	Description
31:23	Reserved Project: All Format:
22:16	Pipe_B_Primary_Watermark Project: All Number in 64Bs of data in FIFO below which the Pipe B Primary stream will generate requests to memory
15:14	Reserved Project: All Format:



WM0_PIPE_B—Pipe B Main Watermarks	
13:8	Pipe_B_Sprite_Watermark Project: All Number in 64Bs of data in FIFO below which the Pipe B Sprite stream will generate requests to memory
7:5	Reserved Project: All Format:
4:0	Pipe_B_Cursor_Watermark Project: All Number in 64Bs of data in FIFO below which the Pipe B Cursor stream will generate requests to memory

2.8.3 WM1—Low Power 1 Display Watermarks

WM1—Low Power 1 Display Watermarks	
Register Type: MMIO Address Offset: 45108h-4510Bh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
These watermark values will be used only when one pipe is enabled and no sprites are enabled (or the conditions for using the Low Power 1 Sprite Watermark are met) and the display is in LP1 state.	
Bit	Description
31	Enabled Project: All Enables LP1 watermarks
30:24	Latency Project: All The latency associated with the LP1 watermarks in half usecs.
23:20	FBC_LP1_Watermark Project: All Number of equivalent lines of the primary display for this WM
19:17	Reserved Project: All Format:
16:8	LP1_Primary_Watermark Project: All Number in 64Bs of data in FIFO below which the Primary stream will generate requests to memory.
7:6	Reserved Project: All Format:
5:0	LP1_Cursor_Watermark Project: All Number in 64Bs of data in FIFO below which the Cursor stream will generate requests to memory.



2.8.4 WM2—Low Power 2 Display Watermarks

WM2—Low Power 2 Display Watermarks	
Register Type:	MMIO
Address Offset:	4510Ch-4510Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
These watermark values will be used only when one pipe is enabled and no sprites are enabled and the display is in LP2 state.	
Bit	Description
31	<p>Enabled Project: All</p> <p>Enables LP2 watermarks</p> <p>LP2 watermarks must be disabled when the Low Power 1 Sprite Watermark is enabled.</p> <p>[DevILK] This bit must be programmed to 0 when FBC is enabled and FBC watermarks are disabled.</p>
30:24	<p>Latency Project: All</p> <p>The latency associated with the LP2 watermarks in half usecs.</p>
23:20	<p>FBC_LP2_Watermark Project: All</p> <p>Number of equivalent lines of the primary display for this WM</p>
19:17	<p>Reserved Project: All Format:</p>
16:8	<p>LP2_Primary_Watermark Project: All</p> <p>Number in 64Bs of data in FIFO below which the Primary stream will generate requests to memory.</p>
7:6	<p>Reserved Project: All Format:</p>
5:0	<p>LP2_Cursor_Watermark Project: All</p> <p>Number in 64Bs of data in FIFO below which the Cursor stream will generate requests to memory.</p>



2.8.5 WM3—Low Power 3 Display Watermarks

WM3—Low Power 3 Display Watermarks	
Register Type: MMIO Address Offset: 45110h-45113h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
These watermark values will be used only when one pipe is enabled and no sprites are enabled and the display is in LP3 state.	
Bit	Description
31	Enabled Project: All Enables LP3 watermarks
30:24	Latency Project: All The latency associated with the LP3 watermarks in half usecs.
23:20	FBC_LP3_Watermark Project: All Number of equivalent lines of the primary display for this WM
19:17	Reserved Project: All Format:
16:8	LP3_Primary_Watermark Project: All Number in 64Bs of data in FIFO below which the Primary stream will generate requests to memory.
7:6	Reserved Project: All Format:
5:0	LP3_Cursor_Watermark Project: All Number in 64Bs of data in FIFO below which the Cursor stream will generate requests to memory.



2.8.6 WM1S—Low Power 1 Sprite Watermark

WM1S—Low Power 1 Sprite Watermark	
Register Type: MMIO Address Offset: 45120h-45123h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
This watermark will be used only when one pipe is enabled and a sprite is enabled and sprite scaling is not enabled and the display is in LP1 state.	
Bit	Description
31	Enabled Project: All Enables LP1 Sprite watermark. This bit allows memory self refresh to be entered when sprite is enabled. The WM2 Low Power 2 Display Watermark needs to be disabled when this watermark is enabled. This bit should only be changed when sprite is not enabled or display LP1 watermarks are not enabled.
30:8	Reserved Project: All Format:
7:0	LP1_Sprite_Watermark Project: All Default Value: 0b Number in 64Bs of data in FIFO below which the Sprite stream will generate requests to memory.



2.9 Backlight Control and Modulation Histogram Registers

2.9.1 BLC_PWM_CTL2—Backlight PWM Control Register 2

BLC_PWM_CTL2—Backlight PWM Control Register 2															
Register Type: MMIO Address Offset: 48250h-48253h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32															
Bit	Description														
31	PWM_Enable Project: All Default Value: 0b This bit enables the PWM counter logic <table border="1" data-bbox="349 970 1459 1102"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>PWM disabled (drives 0 always)</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>PWM enabled</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	Disable	PWM disabled (drives 0 always)	All	1b	Enable	PWM enabled	All
Value	Name	Description	Project												
0b	Disable	PWM disabled (drives 0 always)	All												
1b	Enable	PWM enabled	All												
30	Reserved Project: All Format:														
29	PWM_Pipe_assignment Project: All Default Value: 0b This bit assigns PWM to a pipe. The PWM counter will run off of this pipe's PLL. The PWM function must be disabled in order to change the value of this field. <table border="1" data-bbox="349 1348 1459 1480"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pipe A</td> <td>Pipe A</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Pipe B</td> <td>Pipe B</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	Pipe A	Pipe A	All	1b	Pipe B	Pipe B	All
Value	Name	Description	Project												
0b	Pipe A	Pipe A	All												
1b	Pipe B	Pipe B	All												
28:27	Reserved Project: All Format:														
26	Phase-In_Interrupt_Status Project: All Access: R/W Clear Default Value: 0b This bit will be set by hardware when a Phase-In interrupt has occurred. Software will clear this bit by writing a '1', which will reset the interrupt generation.														
25	Phase_In_Enable Project: All Setting this bit enables a PWM phase in based on the programming of the Phase In registers below. This bit clears itself when the phase in is completed.														



BLC_PWM_CTL2—Backlight PWM Control Register 2													
24	<p>Phase_In_Interrupt_Enable Project: All</p> <p>Setting this bit enables an interrupt to be generated when the PWM phase in is completed.</p>												
23:16	<p>Phase_In_time_base</p> <p>Project: All Default Value: 0b</p> <p>This field determines the number of VBLANK events that pass before one increment occurs.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 55%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b [Default]</td> <td></td> <td>Invalid</td> <td>All</td> </tr> <tr> <td>01h-FFh</td> <td></td> <td>VBlank Count</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b [Default]		Invalid	All	01h-FFh		VBlank Count	All
Value	Name	Description	Project										
0b [Default]		Invalid	All										
01h-FFh		VBlank Count	All										
15:8	<p>Phase_In_Count Project: All</p> <p>This field determines the number of increment events in this phase in. Writes to this register should only occur when hardware-phase-ins are disabled. Reads to this register can occur any time, where the value in this field indicates the number of increment events remaining to fully apply a phase-in request as hardware automatically decrements this value. A value of 0 is invalid.</p>												
7:0	<p>Phase_In_Increment Project: All</p> <p>This field indicates the amount to adjust the PWM duty cycle register on each increment event. This is a two's complement number.</p>												

2.9.2 BLC_PWM_CTL—Backlight PWM Control Register

BLC_PWM_CTL—Backlight PWM Control Register	
<p>Register Type: MMIO Address Offset: 48254h-48257h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32</p>	
Bit	Description
31:16	<p>Reserved Project: All Format:</p>
15:0	<p>Backlight_Duty_Cycle Project: All</p> <p>This field determines the number of time base events for the active portion of the PWM backlight control. This should never be larger than the frequency field. A value of zero will turn the backlight off. A value equal to the backlight modulation frequency field will be full on. This field gets updated when it is desired to change the intensity of the backlight, it will take affect at the end of the current PWM cycle. This value represents the active time of the PWM stream in PCH display raw clock periods multiplied by 128.</p> <p>This register must be written only as a full 32 bit dword. Byte or word writes are not supported.</p>



2.9.3 BLM_HIST_CTL—Image Enhancement Histogram Control Register

BLM_HIST_CTL—Image Enhancement Histogram Control Register			
Register Type: MMIO Address Offset: 48260h-48263h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32			
Bit	Description		
31	Image_Enhancement_Histogram_Enabled Project: All Default Value: 0b This bit enables the Image Enhancement histogram logic to collect data.		
	Value	Name	Description
	0b	Disable	Image histogram is disabled
	1b	Enable	The image histogram is enabled. When this bit is changed from a zero to a one, histogram calculations will begin after the next VBLANK of the assigned pipe.
30	Image_Enhancement_Modification_Table_Enabled Project: All Default Value: 0b This bit enables the Image Enhancement modification table.		
	Value	Name	Description
	0b	Disable	Disabled
	1b	Enable	Enabled. When this bit is changed from a zero to a one, modifications begin after the next VBLANK of the assigned pipe.
29	Image_Enhancement_Pipe_assignment Project: All Default Value: 0b This bit assigns the IE function to a pipe. IE events will be synchronized to the VBLANK of the selected pipe. The IE function must be disabled in order to change the value of this field.		
	Value	Name	Description
	0b	Pipe A	Pipe A
	1b	Pipe B	Pipe B
28:25	Reserved	Project: All	Format:



BLM_HIST_CTL—Image Enhancement Histogram Control Register			
24	Histogram Mode Select Project: All Default Value: 0b		
	Value	Name	Description
	0b	YUV	YUV Luma Mode
	1b	HSV	HSV Intensity Mode
23:16	Sync_to_Phase_In_Count This field indicates the phase in count number on which the Image Enhancement table will be loaded if the Sync to Phase in is enabled.		Project: All
15	Reserved	Project: All	Format:
14:13	Enhancement_mode Project: All Default Value: 00b		
	Value	Name	Description
	00b	Direct	Direct look up mode
	01b	Additive	Additive mode
	10b	Multiplicative	Multiplicative mode
	11b	Reserved	Reserved
12	Sync_to_Phase_In Setting this bit enables the double buffered registers to be loaded on the phase in count value specified instead of the next vblank.		Project: All
11	Bin_Register_Function_Select Project: All Default Value: 0b This field indicates what data is being written to or read from the bin data register.		
	Value	Name	Description
	0b	BTC	Bin Threshold Count. A read from the bin data register returns that bin's threshold value from the most recent vblank load event (guardband threshold trip). Valid range for the Bin Index is 0 to 31.
	1b	BIE	Bin Image Enhancement Value. Valid range for the Bin Index is 0 to 32
10:7	Reserved	Project: All	Format:
6:0	Bin_Register_Index This field indicates the bin number whose data can be accessed through the bin data register. This value is automatically incremented by a read or a write to the bin data register if the busy bit is not set.		Project: All



2.9.4 Image Enhancement Bin Data Register

Image Enhancement Bin Data Register(F0 Threshold Count Usage)	
Register Type:	MMIO
Address Offset:	48264h-48267h
Project:	All
Exists If:	BLM_HIST_CTL:Bin Register Function Select = 0
Default Value:	00000000h
Access:	Read Only
Size (in bits):	32
Writes to this address are steered to the correct register by programming the Bin Register Function Select and the Bin Register Index.	
Function 0 usage (Threshold Count) this Function is Read Only	
Bit	Description
31	Busy_Bit Project: All If set , the engine is busy, the rest of the register is undefined. If clear, the register contains valid data.
30:22	Reserved Project: All Format:
21:0	Bin_Count Project: All The total number of pixels in this bin, value is updated at the start of each vblank.

Image Enhancement Bin Data Register(F1 Image Enhancement Usage)	
Register Type:	MMIO
Address Offset:	48264h-48267h
Project:	All
Exists If:	BLM_HIST_CTL:Bin Register Function Select = 1
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Next vblank if in normal mode, or on phase in Sync event frame if it is enabled
Writes to this address are steered to the correct register by programming the Bin Register Function Select and the Bin Register Index.	
Function 1 usage (Image Enhancement) this Function is Read/Write	
Bit	Description
31:10	Reserved Project: All Format:
9:0	Image_Bin_Correction_Factor Project: All The correction value for this bin. Writes to this register are double buffered on the next vblank if in normal mode, or on the phase in Sync event frame if it is enabled. The value written here is the 10bit corrected channel value for the lowest point of the bin.



2.9.5 Histogram Threshold Guardband Register

Histogram Threshold Guardband Register															
Register Type:	MMIO														
Address Offset:	48268h-4826Bh														
Project:	All														
Default Value:	00000000h														
Access:	R/W														
Size (in bits):	32														
Double Buffer Update Point:	Start of vertical blank														
Bit	Description														
31	Histogram_Interrupt_enable Project: All Default Value: 0b <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disabled</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>This generates a histogram interrupt once a Histogram event occurs. Software must always program 1.</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	Disable	Disabled	All	1b	Enable	This generates a histogram interrupt once a Histogram event occurs. Software must always program 1.	All
Value	Name	Description	Project												
0b	Disable	Disabled	All												
1b	Enable	This generates a histogram interrupt once a Histogram event occurs. Software must always program 1.	All												
30	Histogram_Event_status Project: All Access: R/W Clear Default Value: 0b When a Histogram event has occurred, this will get set by the hardware. For any more Histogram events to occur, the software needs to clear this bit by writing a '1'. The default state for this bit is '0' <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Occurred</td> <td>Histogram event has not occurred</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Occurred</td> <td>Histogram event has occurred</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	Not Occurred	Histogram event has not occurred	All	1b	Occurred	Histogram event has occurred	All
Value	Name	Description	Project												
0b	Not Occurred	Histogram event has not occurred	All												
1b	Occurred	Histogram event has occurred	All												
29:22	Guardband_Interrupt_Delay An interrupt is always generated after this many consecutive frames of the guardband threshold being surpassed. This value is double buffered on start of vblank. A value of 0 is invalid.		Project: All												
21:0	Threshold_Guardband This value is used to determine the guardband for the threshold interrupt generation. This single value is used for all the segments. This value is double buffered on start of vblank		Project: All												



2.10 Motion Blur Mitigation (MBM) Control

These registers are used to control the MBM logic. (Sometimes called LOT, panel overdrive, or LRTC).

Before enabling MBM, software should have identically programmed both pipes source size and gamma tables. Additionally, before executing a flip on the selected pipe (which generates the MBM frame) software should have loaded the address of the reference frame into the second plane(s), this can be done by MMIO or by a flip command. The second pipe does not need to have its panel fitter or FDI enabled (or anything else down the pipe from MBM).

2.10.1 MBM_CTRL—MBM Control

MBM_CTRL—MBM Control			
Register Type: MMIO			
Address Offset: 48800h-48803h			
Project: All			
Default Value: 00000000h			
Access: R/W			
Size (in bits): 32			
Bit	Description		
31	MBM_Enable Project: All Default Value: 0b This bit enables MBM logic.		
	Value	Name	Description
	0b	Disable	MBM is Disabled
	1b	Enable	MBM is Enabled
30	Reserved Project: All Format:		
29	MBM Pipe Select Project: All Default Value: 0b This bit assigns MBM modification to the selected pipe.		
	Value	Name	Description
	0b	Pipe A	PipeA (PipeA will fetch the current buffer and PipeB will fetch the previous buffer)
	1b	Pipe B	PipeB (PipeB will fetch the current buffer and PipeA will fetch the previous buffer)



MBM_CTRL—MBM Control																					
28:27	<p>MBM_Surface_select Project: All Default Value: 0b</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>None</td> <td>None</td> <td>All</td> </tr> <tr> <td>01b</td> <td>Sprite</td> <td>Sprite Only</td> <td>All</td> </tr> <tr> <td>10b</td> <td>Primary</td> <td>Primary Only</td> <td>All</td> </tr> <tr> <td>11b</td> <td>Both</td> <td>Both sprite and primary</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	None	None	All	01b	Sprite	Sprite Only	All	10b	Primary	Primary Only	All	11b	Both	Both sprite and primary	All
Value	Name	Description	Project																		
00b	None	None	All																		
01b	Sprite	Sprite Only	All																		
10b	Primary	Primary Only	All																		
11b	Both	Both sprite and primary	All																		
26:24	<p>Reserved Project: All Format:</p>																				
23:16	<p>MBM_Delta_Threshold Project: All Default Value: 00000000b</p> <p>If the delta value between the current and previous component values exceed this threshold a compensated value is generated. Otherwise, the current value is passed through.</p>																				
15:0	<p>Reserved Project: All Format:</p>																				

2.10.2 MBM_TBL—MBM Overdrive Table

MBM_TBL—MBM Overdrive Table		
<p>Register Type: MMIO Address Offset: 48810h-4890Bh Project: All Default Value: 00000000h Access: R/W Size (in bits): 63x32</p>		
<p>These will be the overdrive values to be used as the lookup table entries for MBM. Correction table factors are stored x-major, groups of input values go together, ascending from row entry zero. The first row is internally hard coded to 0, so the first address actually corresponds to the second row of the table. The last row is internally hard coded to 256, so only 7 rows total are programmable.</p>		
DWord	Bit	Description
0..62	31:24	Reserved Project: All Format:
	23:16	Red_MBM_overdrive_value Project: All
	15:8	Green_MBM_overdrive_value Project: All
	7:0	Blue_MBM_overdrive_value Project: All



Overdrive table address offsets:

	0	31	63	95	127	159	191	223	255
0	0	0	0	0	0	0	0	0	0
31	48810h	48814h	48818h	4881Ch	48820h	48824h	48828h	4882Ch	48830h
63	48834h	48838h	4883Ch	48840h	48844h	48848h	4884Ch	48850h	48854h
95	48858h	4885Ch	48860h	48864h	48868h	4886Ch	48870h	48874h	48878h
127	4887Ch	48880h	48884h	48888h	4888Ch	48890h	48894h	48898h	4889Ch
159	488A0h	488A4h	488A8h	488ACh	488B0h	488B4h	488B8h	488BCh	488C0h
191	488C4h	488C8h	488CCh	488D0h	488D4h	488D8h	488DCh	488E0h	488E4h
223	488E8h	488ECh	488F0h	488F4h	488F8h	488FCh	48900h	48904h	48908h
255	256	256	256	256	256	256	256	256	256

Previous Pixel Value Range

Current Pixel Value Range

Address Offset

Hard Coded Value

2.11 Color Conversion and Control Registers

These registers contain the coefficients of the pipe color space converter. There are 12 values in 6 registers for each pipe. This color space conversion is used to convert the RGB frame buffer data into YUV data for use on the HDMI or DisplayPort. Or alternately a YUV frame buffer could be converted to RGB.

The high color channel is the most significant bits of the color. The low color channel is the least significant bits of the color. The medium color channel is the bits between high and low. For example: In RGB modes Red is in the High channel, Green in Medium, and Blue in Low. In YUV modes, U is in the High channel, Y in Medium, and V in Low.

The color space conversion registers are double buffered and are updated on the start of vertical blank following a write to the CSC Mode register for the respective pipe.



CSC Coefficient Description			
Project: All			
Default Value: 0000h			
Size (in bits): 16			
Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.			
Bit	Description		
15	Sign		
	Project: All		
	Value	Name	Description
	0b	Positive	Positive
1b	Negative	Negative	
14:12	Exponent_bits		
	Project: All		
	Represented as 2 ⁻ⁿ		
	Value	Name	Description
	110b	4	4 or mantissa is bb.bbbbbbb
	111b	2	2 or mantissa is b.bbbbbbb
	000b	1	1 or mantissa is 0.bbbbbbb
	001b	0.5	0.5 or mantissa is 0.0bbbbbb
	010b	0.25	0.25 or mantissa is 0.00bbbbbb
	011b	0.125	0.125 or mantissa is 0.000bbbbbb
others	Reserved	Reserved	
11:3	Mantissa		Project: All
2:0	Reserved	Project: All	Format:

The matrix equations are as follows:

$$Y = (RY * R) + (GY * G) + (BY * B)$$

$$U = (RU * R) + (GU * G) + (BU * B)$$

$$V = (RV * R) + (GV * G) + (BV * B)$$



The standard programming for RGB to YUV is in the following table.

	Bt.601		Bt.709	
	Value	Program	Value	Program
RU	0.2990	0x1990	0.21260	0x2D98
GU	0.5870	0x0968	0.71520	0x0B70
BU	0.1140	0x3E98	0.07220	0x3940
RV	-0.1687	0xAAC8	-0.11460	0xBEA8
GV	-0.3313	0x9A98	-0.38540	0x9C58
BV	0.5000	0x0800	0.50000	0x0800
RY	0.5000	0x0800	0.50000	0x0800
GY	-0.4187	0x9D68	-0.45420	0x9E88
BY	-0.0813	0xBA68	-0.04580	0xB5E0

The standard programming for YUV to sRGB without scaling is in the following table.

The input is VYU on high, medium, and low channels respectively.

The output is RGB on high, medium, and low channels respectively.

Program the pre-CSC offsets to -128, -16, and -128 for high, medium, and low channels respectively.

The coefficients can be scaled if desired.

	Bt.601 Reverse		Bt.709 Reverse	
	Value	Program	Value	Program
GY	1.000	0x7800	1.000	0x7800
BY	0.000	0x0000	0.000	0x0000
RY	1.371	0x7AF8	1.574	0x7C98
GU	1.000	0x7800	1.000	0x7800
BU	-0.336	0x9AC0	-0.187	0xABF8
RU	-0.698	0x8B28	-0.468	0x9EF8
GV	1.000	0x7800	1.000	0x7800
BV	1.732	0x7DD8	1.855	0x7ED8
RV	0.000	0x0000	0.000	0x0000



2.11.1 Pipe A Color Control

2.11.1.1 CSC_A_Coefficients 1

CSC_A_Coefficients 1	
Register Type:	MMIO
Address Offset:	49010h-49013h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_A_Mode
Bit	Description
31:16	<p>RY</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>GY</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>



2.11.1.2 CSC_A_Coefficients 2

CSC_A_Coefficients 2	
Register Type:	MMIO
Address Offset:	49014h-49017h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_A_Mode
Bit	Description
31:16	<p>BY</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>Reserved Project: All Format:</p>



2.11.1.3 CSC_A_Coefficients 3

CSC_A_Coefficients 3	
Register Type:	MMIO
Address Offset:	49018h-4901Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_A_Mode
Bit	Description
31:16	<p>RU</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>GU</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>



2.11.1.4 CSC_A_Coefficients 4

CSC_A_Coefficients 4	
Register Type:	MMIO
Address Offset:	4901Ch-4901Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_A_Mode
Bit	Description
31:16	<p>BU</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>Reserved Project: All Format:</p>



2.11.1.5 CSC_A_Coefficients 5

CSC_A_Coefficients 5	
Register Type:	MMIO
Address Offset:	49020h-49023h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_A_Mode
Bit	Description
31:16	<p>RV</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>GV</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>



2.11.1.6 CSC_A_Coefficients 6

CSC_A_Coefficients 6	
Register Type:	MMIO
Address Offset:	49024h-49027h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_A_Mode
Bit	Description
31:16	<p>BV</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>Reserved Project: All Format:</p>



2.11.1.7 CSC_A_Mode

CSC_A_Mode													
Register Type:	MMIO												
Address Offset:	49028h-4902Bh												
Project:	All												
Default Value:	00000000h												
Access:	R/W												
Size (in bits):	32												
Double Buffer Update Point:	Start of vertical blank												
Writes to this register arm CSC_A registers													
Bit	Description												
31:3	Reserved Project: All Format:												
2	<p>CSC_Black_Screen_Offset Project: All Default Value: 0b Adds an offset to the data output from CSC In sRGB output mode: RGB is defined as $R' + 1/16$, $G' + 1/16$, $B' + 1/16$ In rcYUV output mode: YUV is defined as $Y' + 1/16$, U and V are output in excess 2048 format</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Offset</td> <td>CSC output has no offset added (will be RGB or YUV, depending on bit 0)</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Offset</td> <td>CSC output has offset added (will be sRGB or rcYUV depending on bit 0)</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	No Offset	CSC output has no offset added (will be RGB or YUV, depending on bit 0)	All	1b	Offset	CSC output has offset added (will be sRGB or rcYUV depending on bit 0)	All
Value	Name	Description	Project										
0b	No Offset	CSC output has no offset added (will be RGB or YUV, depending on bit 0)	All										
1b	Offset	CSC output has offset added (will be sRGB or rcYUV depending on bit 0)	All										
1	<p>CSC_Position Project: All Default Value: 0b Selects the CSC position in the pipe.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>CSC After</td> <td>CSC is after gamma and DPST image enhancement</td> <td>All</td> </tr> <tr> <td>1b</td> <td>CSC Before</td> <td>CSC is before gamma and DPST image enhancement</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	CSC After	CSC is after gamma and DPST image enhancement	All	1b	CSC Before	CSC is before gamma and DPST image enhancement	All
Value	Name	Description	Project										
0b	CSC After	CSC is after gamma and DPST image enhancement	All										
1b	CSC Before	CSC is before gamma and DPST image enhancement	All										
0	<p>CSC_Mode Project: All Default Value: 0b Selects the CSC direction.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>RGB to YUV</td> <td>RGB to YUV conversion</td> <td>All</td> </tr> <tr> <td>1b</td> <td>YUV to RGB</td> <td>YUV to RGB conversion</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	RGB to YUV	RGB to YUV conversion	All	1b	YUV to RGB	YUV to RGB conversion	All
Value	Name	Description	Project										
0b	RGB to YUV	RGB to YUV conversion	All										
1b	YUV to RGB	YUV to RGB conversion	All										



2.11.1.8 Pre-CSC_A High Color Channel Offset

Pre-CSC_A High Color Channel Offset	
Register Type:	MMIO
Address Offset:	49030h-49033h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_A_Mode
Bit	Description
31:13	Reserved Project: All Format:
12:0	Pre-CSC_High_Color_Channel_Offset Project: All This 13-bit 2's complement value is used to give an offset to the color channel as it enters CSC logic.

2.11.1.9 Pre-CSC_A Medium Color Channel Offset

Pre-CSC_A Medium Color Channel Offset	
Register Type:	MMIO
Address Offset:	49034h-49037h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_A_Mode
Bit	Description
31:13	Reserved Project: All Format:
12:0	Pre-CSC_Medium_Color_Channel_Offset Project: All This 13-bit 2's complement value is used to give an offset to the color channel as it enters CSC logic.



2.11.1.10 Pre-CSC_A Low Color Channel Offset

Pre-CSC_A Low Color Channel Offset	
Register Type:	MMIO
Address Offset:	49038h-4903Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_A_Mode
Bit	Description
31:13	Reserved Project: All Format:
12:0	Pre-CSC_Low_Color_Channel_Offset Project: All This 13-bit 2's complement value is used to give an offset to the color channel as it enters CSC logic.

2.11.2 Pipe B Color Control

2.11.2.1 CSC_B_Coefficients 1

CSC_B_Coefficients 1	
Register Type:	MMIO
Address Offset:	49110h-49113h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_B_Mode
Bit	Description
31:16	RY Project: All Format: CSC COEFFICIENT DESCRIPTION FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword. CSC coefficient. See format description above.



CSC_B_Coefficients 1	
15:0	<p>GY</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>

2.11.2.2 CSC_B_Coefficients 2

CSC_B_Coefficients 2	
Register Type:	MMIO
Address Offset:	49114h-49117h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_B_Mode
Bit	Description
31:16	<p>BY</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>Reserved Project: All Format:</p>



2.11.2.3 CSC_B_Coefficients 3

CSC_B_Coefficients 3	
Register Type:	MMIO
Address Offset:	49118h-4911Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_B_Mode
Bit	Description
31:16	<p>RU</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>GU</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>



2.11.2.4 CSC_B_Coefficients 4

CSC_B_Coefficients 4	
Register Type:	MMIO
Address Offset:	4911Ch-4911Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_B_Mode
Bit	Description
31:16	<p>BU</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>Reserved Project: All Format:</p>



2.11.2.5 CSC_B_Coefficients 5

CSC_B_Coefficients 5	
Register Type:	MMIO
Address Offset:	49120h-49123h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_B_Mode
Bit	Description
31:16	<p>RV</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>GV</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>



2.11.2.6 CSC_B_Coefficients 6

CSC_B_Coefficients 6	
Register Type:	MMIO
Address Offset:	49124h-49127h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_B_Mode
Bit	Description
31:16	<p>BV</p> <p>Project: All</p> <p>Format: CSC COEFFICIENT DESCRIPTION</p> <p>FormatDesc: Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.</p> <p>CSC coefficient. See format description above.</p>
15:0	<p>Reserved Project: All Format:</p>

2.11.2.7 CSC_B_Mode

CSC_B_Mode	
Register Type:	MMIO
Address Offset:	49128h-4912Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank
Writes to this register arm CSC_B registers	
Bit	Description
31:3	<p>Reserved Project: All Format:</p>



CSC_B_Mode															
2	<p>CSC_Black_Screen_Offset</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Adds an offset to the data output from CSC</p> <p>In sRGB output mode: RGB is defined as $R' + 1/16$, $G' + 1/16$, $B' + 1/16$</p> <p>In rcYUV output mode: YUV is defined as $Y' + 1/16$, U and V are output in excess 2048 format</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Offset</td> <td>CSC output has no offset added (will be RGB or YUV, depending on bit 0)</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Offset</td> <td>CSC output has offset added (will be sRGB or rcYUV depending on bit 0)</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	No Offset	CSC output has no offset added (will be RGB or YUV, depending on bit 0)	All	1b	Offset	CSC output has offset added (will be sRGB or rcYUV depending on bit 0)	All
Value	Name	Description	Project												
0b	No Offset	CSC output has no offset added (will be RGB or YUV, depending on bit 0)	All												
1b	Offset	CSC output has offset added (will be sRGB or rcYUV depending on bit 0)	All												
1	<p>CSC_Position</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Selects the CSC position in the pipe.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>CSC After</td> <td>CSC is after gamma and DPST image enhancement</td> <td>All</td> </tr> <tr> <td>1b</td> <td>CSC Before</td> <td>CSC is before gamma and DPST image enhancement</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	CSC After	CSC is after gamma and DPST image enhancement	All	1b	CSC Before	CSC is before gamma and DPST image enhancement	All
Value	Name	Description	Project												
0b	CSC After	CSC is after gamma and DPST image enhancement	All												
1b	CSC Before	CSC is before gamma and DPST image enhancement	All												
0	<p>CSC_Mode</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Selects the CSC direction. Input and output formats and position within the pipe</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>RGB to YUV</td> <td>RGB to YUV conversion</td> <td>All</td> </tr> <tr> <td>1b</td> <td>YUV to RGB</td> <td>YUV to RGB conversion</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	RGB to YUV	RGB to YUV conversion	All	1b	YUV to RGB	YUV to RGB conversion	All
Value	Name	Description	Project												
0b	RGB to YUV	RGB to YUV conversion	All												
1b	YUV to RGB	YUV to RGB conversion	All												



2.11.2.8 Pre-CSC_B High Color Channel Offset

Pre-CSC_B High Color Channel Offset	
Register Type:	MMIO
Address Offset:	49130h-49133h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_B_Mode
Bit	Description
31:13	Reserved Project: All Format:
12:0	Pre-CSC_B_High_Color_Channel_Offset Project: All This 13-bit 2's complement value is used to give an offset to the color channel as it enters CSC logic.

2.11.2.9 Pre-CSC_B Medium Color Channel Offset

Pre-CSC_B Medium Color Channel Offset	
Register Type:	MMIO
Address Offset:	49134h-49137h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_B_Mode
Bit	Description
31:13	Reserved Project: All Format:
12:0	Pre-CSC_B_Medium_Color_Channel_Offset Project: All This 13-bit 2's complement value is used to give an offset to the color channel as it enters CSC logic.



2.11.2.10 Pre-CSC_B Low Color Channel Offset

Pre-CSC_B Low Color Channel Offset	
Register Type:	MMIO
Address Offset:	49138h-4913Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to CSC_B_Mode
Bit	Description
31:13	Reserved Project: All Format:
12:0	Pre-CSC_B_Low_Color_Channel_Offset Project: All This 13-bit 2's complement value is used to give an offset to the color channel as it enters CSC logic.

2.12 Display Palette Registers (4A000h–4CFFFh)

The display palette provides a means to correct the gamma of an image stored in a frame buffer to match the gamma of the monitor or presentation device. Additionally, the display palette provide a method for converting indexed data values to color values for VGA and 8-bpp indexed display modes. The display palette is located after the plane blender. Using the individual plane gamma enables, the blended pixels can go through or bypass the palette on a pixel by pixel basis.

The display palette can be accessed through multiple methods and operate in one of three different modes.

8 bit legacy palette mode (for indexed VGA and 8 bpp formats and for legacy gamma):

256 entries of 24 bits each (8 bits per color).

For indexed formats, an 8 bit per pixel value is used to lookup a 24 bit per pixel value from the palette which then is padded to 36 bits. This permits a compact data format to choose from 256 colors out of a larger palette of colors. The legacy palette is accessible through both MMIO and VGA palette register I/O addresses. Through VGA palette register I/O addresses, the palette can look as though there are only 6 bits per color component (this mapping is handled inside the VGA engine).

For legacy gamma, the 36 bits per pixel gamma input is chopped to 24 bits and used to lookup a 24 bit pixel value from the palette which then is padded to 36 bits. This permits a color to be re-mapped to a different brightness for gamma correction. This provides the lowest quality gamma and should only be used for legacy requirements.

10 bit precision palette mode (for 10 bit gamma):

1024 entries of 30 bits each (10 bits per color).



For 10 bit gamma, the 36 bits per pixel gamma input is chopped to 30 bits and used to lookup a 30 bit pixel value from the palette which then is padded to 36 bits. This permits a color to be re-mapped to a different brightness for gamma correction. This provides the highest quality gamma for non-indexed pixel data formats of 30 bits per pixel or less.

12 bit interpolated gamma mode:

512 entries of 16 bits each (format described in 12 bit interpolated gamma programming notes).

For 12 bit interpolated gamma, the 36 bits per pixel gamma input is used to lookup reference points (16 bits per color in 12.4 format) along a gamma curve and interpolate a 36 bit pixel result. This permits a color to be re-mapped to a different brightness for gamma correction. This provides the highest quality gamma for pixel data formats greater than 30 bits per pixel.

Pixel chopping refers to removing the LSBs of each color component to reduce bits per pixel. Pixel padding refers to adding LSBs to each color component to increase bits per pixel.

Accesses to the palette entries require that the core display clock is running at the time of the update. Do not access the palette if the pipe is enabled and mode set is not yet complete. All write accesses to the palette must be in dwords. Byte or word writes to the palettes are not allowed.

2.12.1 LGC_PALETTE_A—Pipe A Legacy Display Palette

LGC_PALETTE_A—Pipe A Legacy Display Palette		
Register Type:	MMIO	
Address Offset:	4A000h-4A3FFh	
Project:	All	
Default Value:	UUUUUUUUh	
Access:	R/W (DWORD access only, no byte access)	
Size (in bits):	256x32	
DWord	Bit	Description
0..255	31:24	Reserved Project: All Format:
	23:16	Red_Palette_Entry Project: All Format:
	15:8	Green_Palette_Entry Project: All Format:
	7:0	Blue_Palette_Entry Project: All Format:



2.12.2 LGC_PALETTE_B—Pipe B Legacy Display Palette

LGC_PALETTE_B—Pipe B Legacy Display Palette		
Register Type:	MMIO	
Address Offset:	4A800h-4ABFFh	
Project:	All	
Default Value:	UUUUUUUUh	
Access:	R/W (DWORD access only, no byte access)	
Size (in bits):	256x32	
DWord	Bit	Description
0..255	31:24	Reserved Project: All Format:
	23:16	Red_Palette_Entry Project: All Format:
	15:8	Green_Palette_Entry Project: All Format:
	7:0	Blue_Palette_Entry Project: All Format:

2.12.3 PREC_PALETTE_A—Pipe A Precision Display Palette

10 bit Precision Palette Mode Format		
Project:	All	
Format for 10 bit precision palette mode.		
Bit	Description	
31:30	Reserved Project: All Format:	
29:20	Red_Palette_Entry Project: All	
19:10	Green_Palette_Entry Project: All	
9:0	Blue_Palette_Entry Project: All	

12-bit Interpolated Precision Palette Mode (odd Dword) Format		
Project:	All	
Format for 12 bit interpolated gamma mode, odd dwords.		
Bit	Description	
31:30	Reserved Project: All Format:	
29:20	Red_Base[11:2] Project: All	
19:10	Green_Base[11:2] Project: All	
9:0	Blue_Base[11:2] Project: All	



12-bit Interpolated Precision Palette Mode (even Dword) Format			
Project: All			
Format for 12 bit interpolated gamma mode, odd dwords..			
Bit	Description		
31:30	Reserved	Project: All	Format: MBZ
29:28	Red_Base[1:0]		Project: All
27:24	Red_Fraction		Project: All
23:20	Reserved	Project: All	Format:
19:18	Green_Base[1:0]		Project: All
17:14	Green_Fraction		Project: All
13:10	Reserved	Project: All	Format:
9:8	Blue_Base[1:0]		Project: All
7:4	Blue_Fraction		Project: All
3:0	Reserved	Project: All	Format:

PREC_PALETTE_A—Pipe A Precision Display Palette(10 bit)			
Register Type: MMIO			
Address Offset: 4B000h-4BFFFh			
Project: All			
Exists If: PIPEACONF:Pipe_A_Palette/Gamma_Unit_mode = 01b			
Default Value: UUUUUUUUh			
Access: R/W (DWORD access only, no byte access)			
Size (in bits): 1024x32			
DWord	Bit	Description	
0..1023	31:0	10bit_mode	Project: All Format: 10 bit Precision Palette Mode Format
		See format description above	



PREC_PALETTE_A—Pipe A Precision Display Palette(12 bit)		
Register Type: MMIO		
Address Offset: 4B000h-4BFFFh		
Project: All		
Exists If: PIPEACONF:Pipe_A_Palette/Gamma_Unit_mode = 10b		
Default Value: UUUUUUUUh		
Access: R/W (DWORD access only, no byte access)		
Size (in bits): 1024x32		
DWord	Bit	Description
0..1023	63:32	12bit_odd Project: All Format: 12-bit Interpolated Precision Palette Mode (odd Dword) Format FormatDesc: Format for 12 bit interpolated gamma mode, odd dwords.
	31:0	12bit_even Project: All Format: 12-bit Interpolated Precision Palette Mode (even Dword) Format FormatDesc: Format for 12 bit interpolated gamma mode dwords

2.12.4 PREC_PALETTE_B—Pipe B Precision Display Palette

PREC_PALETTE_B—Pipe B Precision Display Palette(10 bit)		
Register Type: MMIO		
Address Offset: 4C000h-4CFFFh		
Project: All		
Exists If: PIPEBCONF:Pipe_B_Palette/Gamma_Unit_mode = 01b		
Default Value: UUUUUUUUh		
Access: R/W (DWORD access only, no byte access)		
Size (in bits): 1024x32		
DWord	Bit	Description
0..1023	31:0	10bit_mode Project: All Format: 10 bit Precision Palette Mode Format FormatDesc: Format for 10 bit precision palette mode.



PREC_PALETTE_B—Pipe B Precision Display Palette(12 bit)		
Register Type: MMIO		
Address Offset: 4C000h-4CFFFh		
Project: All		
Exists If: PIPEBCONF:Pipe_B_Palette/Gamma_Unit_mode = 10b		
Default Value: UUUUUUUUh		
Access: R/W (DWORD access only, no byte access)		
Size (in bits): 1024x32		
DWord	Bit	Description
0..1023	63:32	12bit_odd Project: All Format: 12-bit Interpolated Precision Palette Mode (odd Dword) Format Format Desc: Format for 12 bit interpolated gamma mode, odd dwords.
	31:0	12bit_even Project: All Format: 12-bit Interpolated Precision Palette Mode (even Dword) Format FormatDesc: Format for 12 bit interpolated gamma mode dwords.

12-bit Interpolated Gamma Programming Notes:

The 12-bit gamma correction curve is represented by specifying a set of reference points spaced equally along the desired curve. Red, Green, and Blue each have 513 reference points. The first 512 reference points are stored in the precision palette RAM, and the final value is stored in the GCMAX register. The first 512 reference points are 16 bits represented in a 12.4 format with 12 integer and 4 fractional bits. The final reference points are 17 bits represented in a 13.4 format with 13 integer and 4 fractional bits.

During operation the appropriate reference point pairs (adjacent) are selected for each color, and the output is interpolated between these two reference point values.

To program the gamma correction reference points, calculate the desired gamma curve for inputs from 0 to 4096. Every 8th point on the curve (0, 8, 16 ... 4088, 4096) becomes a reference point. Convert the gamma value to the 13.4 format. The first 512 reference points are saved to the precision palette RAM, where the even DWords contain the lower 6 bits of the reference point value, and the odd DWords contain the upper 10 bits of the reference point value. The final 513th reference point is saved in the GCMAX registers in 13.4 format.

Example equation for gamma curve of 2.2:

$$\text{For } (X = 0..4096) \{ \text{gamma} = [(X / 4096) ^ 2.2] * 4096 \}$$

The curve must be flat or increasing, never decreasing.



2.12.5 PIPEAGCMAX—Pipe A Gamma Correction Max

Pipe Max Gamma Correction Format	
Project: All	
Default Value: 00010000h	
Bit	Description
31:17	Reserved Project: All Format:
16:0	Max_Color_Gamma_Correction_Point Project: All 513 th reference point for the color channel of the 12-bit pipe piecewise linear gamma correction. The value should always be programmed to be less than or equal to 4096.0.

PIPEAGCMAX—Pipe A Gamma Correction Max		
Register Type: MMIO		
Address Offset: 4D000h-4D00Bh		
Project: All		
Default Value: 00010000h		
Access: R/W		
Size (in bits): 3x32		
DWord	Bit	Description
0	31:0	Red Project: All Format: Pipe Max Gamma Correction Format
1	31:0	Green Project: All Format: Pipe Max Gamma Correction Format
2	31:0	Blue Project: All Format: Pipe Max Gamma Correction Format



2.12.6 PIPEBGCMAX—Pipe B Gamma Correction Max

PIPEBGCMAX—Pipe B Gamma Correction Max					
Register Type: MMIO					
Address Offset: 4D010h-4D01Bh					
Project: All					
Default Value: 00010000h					
Access: R/W					
Size (in bits): 3x32					
DWord	Bit	Description			
0	31:0	Red	Project:	All	Format: Pipe Max Gamma Correction Format
1	31:0	Green	Project:	All	Format: Pipe Max Gamma Correction Format
2	31:0	Blue	Project:	All	Format: Pipe Max Gamma Correction Format

2.13 Software Flag Registers (4F000h–4F10Fh)

2.13.1 Software Flag Registers

Software Flag Registers					
Register Type: MMIO					
Address Offset: 4F000h-4F08Fh					
Project: All					
Default Value: 00000000h					
Access: R/W					
Size (in bits): 36x32					
These registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these registers is defined by the software architecture.					
DWord	Bit	Description			
0..35	31:0	Reserved	Project:	All	Format: PBC



2.13.2 DE_LOAD_SL — Display Load Scan Lines

DE_LOAD_SL—Display Load Scan Lines	
Register Type:	MMIO
Address Offset:	4F100h-4F103h
Project:	DevSNB
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
<p>This register is used to initiate a display scan line compare on DevSNB:D2 and later steppings.</p> <p>When this register is written with the Init_Compare bit set to 1b, the Display Engine (DE) will start comparing the display pipe timing generator current scan line value (current scan line) with the start scan line value (current scan line \geq start scan line) and the end scan line value (current scan line \leq end scan line) to decide if the the pipe scan line is inside or outside the scan line window of interest. DE will wait until the current scan line is either outside (Inclusive mode) or inside (Exclusive mode) the scan line window, then trigger a scan line event and stop any further comparing.</p> <p>The scan line event can cause display to send a scan line compare response to the render command streamer, used for releasing a MI_WAIT_FOR_EVENT on scan line window, if unmasked in the DERRMR mask register 0x44050. The scan line event can also cause display to generate a scan line compare interrupt, if unmasked and enabled in the DEIMR and DEIER display engine interrupt registers.</p> <p>The end scan line value must be greater than or equal to the start scan line value.</p> <p>The current scan line is a 13 bit value, but the scan line comparison is only done on the upper 10 bits. This gives an 8 line granularity on the compare.</p> <p>The programmable range can include the vertical blank.</p> <p>In interlaced display timings, the current scan line is the the current line of the current interlaced field.</p> <p>Notes for command streamer programming to use this display load scan lines register:</p> <ul style="list-style-type: none">• Either MMIO or a MI_LOAD_REGISTER_IMM command can be used to unmask the scan line render response 0x44050. That can be done any time before programming this register.• In order to use MI_WAIT_FOR_EVENT on scan line window, DE_LOAD_SL must be programmed using MI_LOAD_REGISTER_IMM immediately prior to the MI_WAIT_FOR_EVENT on scan line window, both commands must be in the same cacheline, both commands must be executed using the same tail or batch update, and if sync flush is enabled, MI_SUSPEND_FLUSH must be used to suspend flushes prior to the commands.	



DE_LOAD_SL—Display Load Scan Lines															
Bit	Description														
31	<p>Initiate_Compare Default Value: 0b This field initiates the scan line compare. When this register is written with this bit set to 1b, the display engine will do one complete comparison cycle, trigger a scan line event, then stop comparing. Do not write this register again until after any previous scan line compare has completed. A compare can not be cancelled by writing with this bit set to 0b.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Do nothing</td> <td>Do nothing</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Initiate</td> <td>Initiate the scan line compare.</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	Do nothing	Do nothing	All	1b	Initiate	Initiate the scan line compare.	All
Value	Name	Description	Project												
0b	Do nothing	Do nothing	All												
1b	Initiate	Initiate the scan line compare.	All												
30	<p>Inclusive_Exclusive_Select Default Value: 0b This field selects whether the scan line compare is done in exclusive mode, where display triggers the scan line event when inside the window (wait while outside window), or inclusive mode, where display triggers the scan line event when outside the scan line window (wait while inside window).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Exclusive</td> <td>Exclusive mode: trigger scan line event when inside the scan line window (wait while outside window)</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Inclusive</td> <td>Inclusive mode: trigger scan line event when outside the scan line window (wait while inside window)</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	Exclusive	Exclusive mode: trigger scan line event when inside the scan line window (wait while outside window)	All	1b	Inclusive	Inclusive mode: trigger scan line event when outside the scan line window (wait while inside window)	All
Value	Name	Description	Project												
0b	Exclusive	Exclusive mode: trigger scan line event when inside the scan line window (wait while outside window)	All												
1b	Inclusive	Inclusive mode: trigger scan line event when outside the scan line window (wait while inside window)	All												
29	<p>Pipe_Select Default Value: 0b This field selects which display pipe timing generator scan line value to use for the compare.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pipe A</td> <td>Display Pipe A</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Pipe B</td> <td>Display Pipe B</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	Pipe A	Display Pipe A	All	1b	Pipe B	Display Pipe B	All
Value	Name	Description	Project												
0b	Pipe A	Display Pipe A	All												
1b	Pipe B	Display Pipe B	All												
28:19	<p>Start_Scan_Line Project: DevSNB Format: This field specifies the <u>upper</u> 10 bits of the starting scan line number of the scan line window. The <u>lower</u> 3 bits are reserved below and not programmable and not compared.</p>														
18:13	<p>Reserved Project: All Format:</p>														
12:3	<p>End_Scan_Line Project: DevSNB Format: This field specifies the <u>upper</u> 10 bits of the ending scan line number of the scan line window. The <u>lower</u> 3 bits are reserved below and not programmable and not compared.</p>														
2:0	<p>Reserved Project: All Format:</p>														



3. North Pipe and Port Controls (60000h–6FFFFh)

3.1 Pipe A Timing

3.1.1 HTOTAL_A—Pipe A Horizontal Total Register

HTOTAL_A—Pipe A Horizontal Total Register	
Register Type: MMIO	
Address Offset: 60000h-60003h	
Project: All	
Default Value: 00000000h	
Access: R/W	
Size (in bits): 32	
Bit	Description
31:29	Reserved Project: All Format: MBZ
28:16	Pipe_A_Horizontal_Total_Display_Clocks Project: All This 13-bit field provides Horizontal Total up to 8192 pixels encompassing the Horizontal Active Display period, front/back border and retrace period. This field is programmed to the number of clocks desired minus one. This number of clocks needs to be a multiple of two when driving the LVDS port in two channel mode. This value should always be equal or greater to the sum of the horizontal active and the horizontal blank, and border region sizes.
15:12	Reserved Project: All Format: MBZ
11:0	Pipe_A_Horizontal_Active_Display_Pixels Project: All This 12-bit field provides Horizontal Active Display resolutions up to 4096 pixels. Note that the first horizontal active display pixel is considered pixel number 0. The value programmed should be the (active pixels/line – 1). The number of active pixels will be limited to multiples of two pixels when driving the integrated LVDS port in two channel mode. The minimum horizontal active display size allowed will be 64 pixels.



3.1.2 HBLANK_A—Pipe A Horizontal Blank Register

HBLANK_A—Pipe A Horizontal Blank Register	
Register Type: MMIO Address Offset: 60004h-60007h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
Bit	Description
31:29	Reserved Project: All Format:
28:16	Pipe_A_Horizontal_Blank_End Project: All <p>This 13-bit field specifies the position of Horizontal Blank End expressed in terms of the absolute pixel number relative to the horizontal active display start. The value programmed should be the HBLANK End pixel position, where the first active pixel is considered position 0; the second active pixel is considered position 1, etc. Horizontal blank ending at the same point as the horizontal total indicates that there is no left hand border area. HBLANK size has a minimum value of 32 clocks.</p> <p>The number of clocks within blank needs to be a multiple of two when driving the LVDS port in two channel mode.</p> <p>The value loaded in the register would be equal to RightBorder+Active+HBlank-1.</p> <p>The border must be 0, so this register must always be programmed to the same value as the Horizontal Total.</p>
15:13	Reserved Project: All Format:
12:0	Pipe_A_Horizontal_Blank_Start Project: All <p>This 13-bit field specifies the Horizontal Blank Start position expressed in terms of the absolute pixel number relative to the horizontal active display start. The value programmed should be the HBLANK Start pixel position, where the first active pixel is considered position 0; the second active pixel is considered position 1, etc.</p> <p>The number of clocks for both left and right borders need to be a multiple of two when driving the LVDS port in two channel mode. Horizontal blank should only start after the end of the horizontal active region.</p> <p>The value loaded in the register would be equal to RightBorder+Active-1.</p> <p>The border must be 0, so this register must always be programmed to the same value as the Horizontal Active.</p>



3.1.3 HSYNC_A—Pipe A Horizontal Sync Register

HSYNC_A—Pipe A Horizontal Sync Register	
Register Type: MMIO Address Offset: 60008h-6000Bh Project: All Default Value: 00000000h Size (in bits): 32	
Bit	Description
31:29	Reserved Project: All Format: MBZ
28:16	Pipe_A_Horizontal_Sync_End Project: All Default Value: 0b <p>This 13-bit field specifies the horizontal Sync End position expressed in terms of the absolute pixel number relative to the horizontal active display start. The value programmed should be the HSYNC End pixel position, where the first active pixel is considered position 0; the second active pixel is considered position 1, etc.</p> <p>The number of clocks in the sync period needs to be a multiple of two when driving the LVDS port in two channel mode. This value should be greater than the horizontal sync start position and would be loaded with the Active+RightBorder+FrontPorch+Sync-1.</p>
15:13	Reserved Project: All Format: MBZ
12:0	Pipe_A_Horizontal_Sync_Start Project: All Default Value: 0b <p>This 13-bit field specifies the horizontal Sync Start position expressed in terms of the absolute pixel number relative to the horizontal active display start. The value programmed should be the HSYNC Start pixel position, where the first active pixel is considered position 0; the second active pixel is considered position 1, etc. Note that when HSYNC Start is programmed equal to HBLANK Start, both HSYNC and HBLANK will be asserted on the same pixel clock. It should never be programmed to less than HBLANK start.</p> <p>The number of cycles from the beginning of the line needs to be a multiple of two when driving the LVDS port in two channel mode. This register should not be less than the horizontal active end. This register should be loaded with the Active+RightBorder+FrontPorch-1.</p>



3.1.4 VTOTAL_A—Pipe A Vertical Total Register

VTOTAL_A—Pipe A Vertical Total Register	
Register Type: MMIO Address Offset: 6000Ch-6000Fh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
Bit	Description
31:29	Reserved Project: All Format:
28:16	Pipe_A_Vertical_Total_Display_Lines Project: All This 13 bit field provides Vertical Total up to 8192 lines encompassing the Vertical Active Display Lines, top/bottom border and retrace period. The value programmed should be the number of lines required minus one. Vertical total needs to be large enough to be greater than the sum of the vertical active, vertical border, and the vertical blank regions. The vertical counter is incremented on the leading edge of the horizontal sync. For interlaced display modes, this indicates the total number of lines in both fields. In interlaced modes, hardware automatically divides this number by 2 to get the number of lines in each field.
15:12	Reserved Project: All Format:
11:0	Pipe_A_Vertical_Active_Display_Lines Project: All This 12-bit field provides vertical active display resolutions up to 4096 lines. It should be programmed with the desired number of lines minus one. When using the internal panel fitting logic, the minimum vertical active area must be seven lines. For interlaced display modes, this indicates the total number of lines in both fields. In interlaced modes, hardware automatically divides this number by 2 to get the number of lines in each field.



3.1.5 VBLANK_A—Pipe A Vertical Blank Register

VBLANK_A—Pipe A Vertical Blank Register	
Register Type: MMIO Address Offset: 60010h-60013h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
Bit	Description
31:29	Reserved Project: All Format:
28:16	Pipe_A_Vertical_Blank_End Project: All This 13-bit field specifies the Vertical Blank End position expressed in terms of the absolute Line number relative to the vertical active display start. The value programmed should be the VBLANK End line position, where the first active line is considered line 0, the second active line is considered line 1, etc. The end of vertical blank should be after the start of vertical blank and before or equal to the vertical total. This register should be loaded with the $V_{active} + \text{BottomBorder} + V_{blank} - 1$. For interlaced display modes, hardware automatically divides this number by 2 to get the vertical blank end in each field. It does not count the two half lines that get added when operating in modes with half lines. The border must be 0, so this register must always be programmed to the same value as the Vertical Total.
15:13	Reserved Project: All Format:
12:0	Pipe_A_Vertical_Blank_Start Project: All This 13-bit field specifies the Vertical Blank Start expressed in terms of the absolute line number relative to the vertical active display start. The value programmed should be the VBLANK Start line position, where the first active line is considered line 0, the second active line is considered line 1, etc. Minimum vertical blank size is required to be at least three lines. Blank should start after the end of active. This register is loaded with the $V_{active} + \text{BottomBorder} - 1$. For interlaced display modes, hardware automatically divides this number by 2 to get the vertical blank start in each field. It does not count the two half lines that get added when operating in modes with half lines. The border must be 0, so this register must always be programmed to the same value as the Vertical Active.



3.1.6 VSYNC_A—Pipe A Vertical Sync Register

VSYNC_A—Pipe A Vertical Sync Register	
Register Type: MMIO Address Offset: 60014h-60017h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
Bit	Description
31:29	Reserved Project: All Format:
28:16	Pipe_A_Vertical_Sync_End Project: All This 13-bit field specifies the Vertical Sync End position expressed in terms of the absolute Line number relative to the vertical active display start. The value programmed should be the VSYNC End line position, where the first active line is considered line 0, the second active line is considered line 1, etc. This register should be loaded with Vactive+BottomBorder+FrontPorch+Sync-1. For interlaced display modes, hardware automatically divides this number by 2 to get the vertical sync end in each field. It does not count the two half lines that get added when operating in modes with half lines.
15:13	Reserved Project: All Format:
12:0	Pipe_A_Vertical_Sync_Start Project: All This 13-bit field specifies the Vertical Sync Start position expressed in terms of the absolute line number relative to the vertical active display start. The value programmed should be the VSYNC Start line position, where the first active line is considered line 0, the second active line is considered line 1, etc. This register would be loaded with Vactive+BottomBorder+FrontPorch-1. For interlaced display modes, hardware automatically divides this number by 2 to get the vertical sync start in each field. It does not count the two half lines that get added when operating in modes with half lines.



3.1.7 PIPEASRC—Pipe A Source Image Size

PIPEASRC—Pipe A Source Image Size	
Register Type:	MMIO
Address Offset:	6001Ch-6001Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank
Bit	Description
31:28	Reserved Project: All Format: MBZ
27:16	<p>Pipe_A_Horizontal_Source_Image_Size Project: All</p> <p>This 12-bit field specifies Horizontal source image size up to 4096. This determines the size of the image created by the display planes sent to the blender. The value programmed should be the source image size minus one.</p> <p>It must represent a size that is a multiple of two (even numbers) when driving the LVDS port in two channel mode. This implies that for this mode, the value programmed will always be an odd number.</p> <p>Except in the case of panel fitting internal or in an external device, this register field would be programmed to a value identical to the horizontal active. This is the only register of the timing registers that is allowed to be programmed while the pipe is enabled.</p>
15:12	Reserved Project: All Format: MBZ
11:0	<p>Pipe_A_Vertical_Source_Image_Size Project: All</p> <p>This 12-bit field specifies the vertical source image size up to 4096 lines. This determines the size of the image created by the display planes sent to the blender. The value programmed should be the source image size minus one.</p> <p>Except in the case of panel fitting internal or in an external device, this register field would be programmed to a value identical to the vertical active.</p> <p>For interlaced display modes, hardware automatically divides this number by 2 to get the vertical source image size in each field.</p>



3.1.8 VSYNCSHIFT_A— Vertical Sync Shift Register

VSYNCSHIFT_A— Vertical Sync Shift Register	
Register Type:	MMIO
Address Offset:	60028h-6002Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Trusted Type:	1
Bit	Description
31:13	Reserved Project: All Format:
12:0	<p>Pipe_A_Second_Field_Vertical_Sync_Shift Project: All</p> <p>This value specifies the vertical sync alignment for the start of the interlaced second field expressed in terms of the absolute pixel number relative to the horizontal active display start.</p> <p>This value will only be used if the PIPEACONF is programmed to an interlaced mode.</p> <p>Typically, the interlaced second field vertical sync should start one pixel after the point halfway between successive horizontal syncs, so the value of this register should be programmed to: (horizontal sync start - floor[horizontal total / 2]).</p> <p>(use the actual horizontal sync start and horizontal total values and not the minus one values programmed into the registers)</p> <p>This vertical sync shift only occurs during the interlaced second field. In all other cases the vertical sync start position is aligned with horizontal sync start.</p>

3.1.9 Pipe A M/N Values

Calculation of TU is as follows:

For modes that divide into the link frequency evenly,

$$\text{Active/TU} = \text{payload/capacity}$$

Please note that this is the same ratio as data m/n:

$$\text{Payload/capacity} = \text{dot clk} * \text{bytes per pixel} / \text{ls_clk} * \# \text{ of lanes}$$



3.1.9.1 PipeADataM1— Pipe A Data M value 1

PipeADataM1— Pipe A Data M value 1	
Register Type: MMIO Address Offset: 60030h-60033h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
This is the primary pipe data M value used for embedded DisplayPort and FDI. It is used in conjunction with the data N value 1. When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. Data M value 1 is used for the higher power M value setting.	
Bit	Description
31	Reserved Project: All Format: MBZ
30:25	TU_Size Project: All This field is the size of the transfer unit for DP, minus one. Default value to program = 111111 (TU size of 64)
24	Reserved Project: All Format: MBZ
23:0	Pipe_A_Data_M_value Project: All This field is the m value for internal use of the DDA. Calculation of this value is as follows: Data m/n = dot clock * bytes per pixel / ls_clk * # of lanes Please note that in the DisplayPort specification, dot clock is referred to as strm_clk In HDMI pixel-repeat modes, the pixel repeat factor needs to be taken into account. The calculation of this value would then be as follows: $\text{Data M/N} = (\text{dot_clock} * \text{bytes_per_pixel}) / (\text{ls_clk} * \text{num_lanes} * \text{pix_repeat_factor})$



3.1.9.2 PipeADataN1— Pipe A Data N value 1

PipeADataN1— Pipe A Data N value 1	
Register Type: MMIO Address Offset: 60034h-60037h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
<p>This is the primary pipe data N value used for embedded DisplayPort and FDI. It is used in conjunction with the data M value 1. When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. This value updates at the beginning of vblank. Data N value 1 is used for the higher power N value setting.</p>	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_A_Data_N_value Project: All This field is the n value for internal use of the DDA. Calculation of this value is as follows: Data m/n = dot clock * bytes per pixel / ls_clk * # of lanes Please note that in the DisplayPort specification, dot clock is referred to as strm_clk In HDMI pixel-repeat modes, the pixel repeat factor needs to be taken into account. The calculation of this value would then be as follows: $\text{Data M/N} = (\text{dot_clock} * \text{bytes_per_pixel}) / (\text{ls_clk} * \text{num_lanes} * \text{pix_repeat_factor})$



3.1.9.3 PipeADataM2— Pipe A Data M value 2

PipeADataM2— Pipe A Data M value 2	
Register Type: MMIO Address Offset: 60038h-6003Bh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
This is the second pipe data M value used for embedded DisplayPort and FDI. It is used in conjunction with the data N value 2. When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. This value updates at the beginning of vblank. Data M value 2 is used for the lower power M value setting.	
Bit	Description
31	Reserved Project: All Format: MBZ
30:25	TU_Size Project: All This field is the size of the transfer unit for DP, minus one. Default value to program = 111111 (TU size of 64)
24	Reserved Project: All Format: MBZ
23:0	Pipe_A_Data_M_value Project: All This field is the m value for internal use of the DDA. Calculation of this value is as follows: Data m/n = dot clock * bytes per pixel / ls_clk * # of lanes Please note that in the DisplayPort specification, dot clock is referred to as strm_clk In HDMI pixel-repeat modes, the pixel repeat factor needs to be taken into account. The calculation of this value would then be as follows: $\text{Data M/N} = (\text{dot_clock} * \text{bytes_per_pixel}) / (\text{ls_clk} * \text{num_lanes} * \text{pix_repeat_factor})$



3.1.9.4 PipeADataN2— Pipe A Data N value 2

PipeADataN2— Pipe A Data N value 2	
Register Type: MMIO Address Offset: 6003Ch-6003Fh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
<p>This is the second pipe data N value used for DisplayPort and FDI. It is used in conjunction with the data N value 2. When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. This value updates at the beginning of vblank. Data N value 2 is used for the lower power N value setting.</p>	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_A_Data_N_value Project: All This field is the n value for internal use of the DDA. Calculation of this value is as follows: Data m/n = dot clock * bytes per pixel / ls_clk * # of lanes Please note that in the DisplayPort specification, dot clock is referred to as strm_clk In HDMI pixel-repeat modes, the pixel repeat factor needs to be taken into account. The calculation of this value would then be as follows: $\text{Data M/N} = (\text{dot_clock} * \text{bytes_per_pixel}) / (\text{ls_clk} * \text{num_lanes} * \text{pix_repeat_factor})$



3.1.9.5 PipeADPLinkM1— Pipe A Link M value 1

PipeADPLinkM1— Pipe A Link M value 1	
Register Type: MMIO Address Offset: 60040h-60043h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
This is the primary link data M value used for embedded DisplayPort and FDI. It is used in conjunction with the link N value 1. When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. This value updates at the beginning of vblank. Link M value 1 is used for the higher power M value setting.	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_A_Link_M_value Project: All This field is the m value for external transmission in the Main Stream Attributes. Calculation of this value is as follows: Link m/n = pixel clk / ls_clk Please note that in the DisplayPort specification, pixel clk is referred to as strm_clk In HDMI pixel-repeat modes, the pixel repeat factor needs to be taken into account. The calculation of this value would then be as follows: $\text{Link M/N} = \text{dot_clock} / (\text{ls_clk} * \text{pix_repeat_factor})$



3.1.9.6 PipeADPLinkN1— Pipe A Link N value 1

PipeADPLinkN1— Pipe A Link N value 1	
Register Type: MMIO Address Offset: 60044h-60047h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
This is the primary link data N value used for embedded DisplayPort and FDI. It is used in conjunction with the link N value 1. When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. This value updates at the beginning of vblank. Link N value 1 is used for the higher power N value setting.	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_A_Link_N_value Project: All This field is the n value for external transmission in the Main Stream Attributes and VB-ID. Calculation of this value is as follows (to be filled in): Link m/n = pixel clk / ls_clk Please note that in the DisplayPort specification, pixel clk is referred to as strm_clk In HDMI pixel-repeat modes, the pixel repeat factor needs to be taken into account. The calculation of this value would then be as follows: $\text{Link M/N} = \text{dot_clock} / (\text{ls_clk} * \text{pix_repeat_factor})$



3.1.9.7 PipeADPLinkM2— Pipe A Link M value 2

PipeADPLinkM2— Pipe A Link M value 2	
Register Type: MMIO Address Offset: 60048h-6004Bh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
This is the secondary link data M value used for embedded DisplayPort and FDI. It is used in conjunction with the link N value 2. When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. This value updates at the beginning of vblank. Link M value 2 is used for the lower power M value setting.	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_A_Link_M_value Project: All This field is the m value for external transmission in the Main Stream Attributes. Calculation of this value is as follows: Link m/n = pixel clk / ls_clk Please note that in the DisplayPort specification, pixel clk is referred to as strm_clk In HDMI pixel-repeat modes, the pixel repeat factor needs to be taken into account. The calculation of this value would then be as follows: $\text{Link M/N} = \text{dot_clock} / (\text{ls_clk} * \text{pix_repeat_factor})$



3.1.9.8 PipeADPLinkN2— Pipe A Link N value 2

PipeADPLinkN2— Pipe A Link N value 2	
Register Type: MMIO Address Offset: 6004Ch-6004Fh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
<p>This is the secondary link data N value used for embedded DisplayPort and FDI. It is used in conjunction with the link N value 1. When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. This value updates at the beginning of vblank. Link N value 2 is used for the lower power N value setting.</p>	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_A_Link_N_value Project: All This field is the n value for external transmission in the Main Stream Attributes and VB-ID. Calculation of this value is as follows (to be filled in): Link m/n = pixel clk / ls_clk Please note that in the DisplayPort specification, pixel clk is referred to as strm_clk In HDMI pixel-repeat modes, the pixel repeat factor needs to be taken into account. The calculation of this value would then be as follows: $\text{Link M/N} = \text{dot_clock} / (\text{ls_clk} * \text{pix_repeat_factor})$



3.2 Pipe B Timing

3.2.1 HTOTAL_B—Pipe B Horizontal Total Register

HTOTAL_B—Pipe B Horizontal Total Register			
Register Type: MMIO			
Address Offset: 61000h-61003h			
Project: All			
Default Value: 00000000h			
Access: R/W			
Size (in bits): 32			
Bit	Description		
31:29	Reserved	Project: All	Format: MBZ
28:16	Pipe_B_Horizontal_Total_Display_Clocks	Project: All	
	See pipe A description		
15:12	Reserved	Project: All	Format: MBZ
11:0	Pipe_B_Horizontal_Active_Display_Pixels	Project: All	
	See pipe A description		

3.2.2 HBLANK_B—Pipe B Horizontal Blank Register

HBLANK_B—Pipe B Horizontal Blank Register			
Register Type: MMIO			
Address Offset: 61004h-61007h			
Project: All			
Default Value: 00000000h			
Access: R/W			
Size (in bits): 32			
Bit	Description		
31:29	Reserved	Project: All	Format:
28:16	Pipe_B_Horizontal_Blank_End	Project: All	
	See pipe A description		
15:13	Reserved	Project: All	Format:
12:0	Pipe_B_Horizontal_Blank_Start	Project: All	
	See pipe A description		



3.2.3 HSYNC_B—Pipe B Horizontal Sync Register

HSYNC_B—Pipe B Horizontal Sync Register	
Register Type: MMIO Address Offset: 61008h-6100Bh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
Bit	Description
31:29	Reserved Project: All Format:
28:16	Pipe_B_Horizontal_Sync_End Project: All See pipe A description
15:13	Reserved Project: All Format:
12:0	Pipe_B_Horizontal_Sync_Start Project: All See pipe A description

3.2.4 VTOTAL_B—Pipe B Vertical Total Register

VTOTAL_B—Pipe B Vertical Total Register	
Register Type: MMIO Address Offset: 6100Ch-6100Fh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
Bit	Description
31:29	Reserved Project: All Format:
28:16	Pipe_B_Vertical_Total_Display_Lines Project: All See pipe A description
15:12	Reserved Project: All Format:
11:0	Pipe_B_Vertical_Active_Display_Lines Project: All See pipe A description



3.2.5 VBLANK_B—Pipe B Vertical Blank Register

VBLANK_B—Pipe B Vertical Blank Register	
Register Type: MMIO	
Address Offset: 61010h-61013h	
Project: All	
Default Value: 00000000h	
Access: R/W	
Size (in bits): 32	
Bit	Description
31:29	Reserved Project: All Format:
28:16	Pipe_B_Vertical_Blank_End Project: All See pipe A description
15:13	Reserved Project: All Format:
12:0	Pipe_B_Vertical_Blank_Start Project: All See pipe A description

3.2.6 VSYNC_B—Pipe B Vertical Sync Register

VSYNC_B—Pipe B Vertical Sync Register	
Register Type: MMIO	
Address Offset: 61014h-61017h	
Project: All	
Default Value: 00000000h	
Access: R/W	
Size (in bits): 32	
Bit	Description
31:29	Reserved Project: All Format:
28:16	Pipe_B_Vertical_Sync_End Project: All See pipe A description
15:13	Reserved Project: All Format:
12:0	Pipe_B_Vertical_Sync_Start Project: All See pipe A description



3.2.7 PIPEBSRC—Pipe B Source Image Size

PIPEBSRC—Pipe B Source Image Size	
Register Type:	MMIO
Address Offset:	6101Ch-6101Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank
Bit	Description
31:28	Reserved Project: All Format: MBZ
27:16	Pipe_B_Horizontal_Source_Image_Size Project: All See pipe A description
15:12	Reserved Project: All Format: MBZ
11:0	Pipe_B_Vertical_Source_Image_Size Project: All See pipe A description

3.2.8 VSYNCSHIFT_B— Vertical Sync Shift Register

VSYNCSHIFT_B— Vertical Sync Shift Register	
Register Type:	MMIO
Address Offset:	61028h-6102Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Bit	Description
31:13	Reserved Project: All Format:
12:0	Pipe_B_Second_Field_Vertical_Sync_Shift Project: All See pipe A description



3.3 Pipe B M/N Values

3.3.1 PipeBDataM1— Pipe B Data M value 1

PipeBDataM1— Pipe B Data M value 1	
Register Type: MMIO	
Address Offset: 61030h-61033h	
Project: All	
Default Value: 00000000h	
Access: R/W	
Size (in bits): 32	
See pipe A description	
Bit	Description
31	Reserved Project: All Format: MBZ
30:25	TU_Size Project: All See pipe A description
24	Reserved Project: All Format: MBZ
23:0	Pipe_B_Data_M_value Project: All See pipe A description

3.3.2 PipeBDataN1— Pipe B Data N value 1

PipeBDataN1— Pipe B Data N value 1	
Register Type: MMIO	
Address Offset: 61034h-61037h	
Project: All	
Default Value: 00000000h	
Access: R/W	
Size (in bits): 32	
See pipe A description	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_B_Data_N_value Project: All See pipe A description



3.3.3 PipeBDataM2— Pipe B Data M value 2

PipeBDataM2— Pipe B Data M value 2	
Register Type: MMIO	
Address Offset: 61038h-6103Bh	
Project: All	
Default Value: 00000000h	
Access: R/W	
Size (in bits): 32	
See pipe A description	
Bit	Description
31	Reserved Project: All Format: MBZ
30:25	TU_Size Project: All See pipe A description
24	Reserved Project: All Format: MBZ
23:0	Pipe_B_Data_M_value Project: All See pipe A description

3.3.4 PipeBDataN2— Pipe B Data N value 2

PipeBDataN2— Pipe B Data N value 2	
Register Type: MMIO	
Address Offset: 6103Ch-6103Fh	
Project: All	
Default Value: 00000000h	
Access: R/W	
Size (in bits): 32	
See pipe A description	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_B_Data_N_value Project: All See pipe A description



3.3.5 PipeBDPLinkM1— Pipe B Link M value 1

PipeBDPLinkM1— Pipe B Link M value 1	
Register Type: MMIO	
Address Offset: 61040h-61043h	
Project: All	
Default Value: 00000000h	
Access: R/W	
Size (in bits): 32	
See pipe A description	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_B_Link_M_value Project: All See pipe A description

3.3.6 PipeBDPLinkN1— Pipe B Link N value 1

PipeBDPLinkN1— Pipe B Link N value 1	
Register Type: MMIO	
Address Offset: 61044h-61047h	
Project: All	
Default Value: 00000000h	
Access: R/W	
Size (in bits): 32	
See pipe A description.	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_B_Link_N_value Project: All See pipe A description



3.3.7 PipeBDPLinkM2— Pipe B Link M value 2

PipeBDPLinkM2— Pipe B Link M value 2	
Register Type: MMIO Address Offset: 61048h-6104Bh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
See pipe A description	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_B_Link_M_value Project: All See pipe A description

3.3.8 PipeBDPLinkN2— Pipe B Link N value 2

PipeBDPLinkN2— Pipe B Link N value 2	
Register Type: MMIO Address Offset: 6104Ch-6104Fh Project: All Default Value: 00000000h Access: R/W Size (in bits): 32	
See pipe A description	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:0	Pipe_B_Link_N_value Project: All See pipe A description



3.4 Embedded DP CTL & Aux Channel

3.4.1 DP_A—DisplayPort A Control Register

DP_A—DisplayPort A Control Register															
Register Type: MMIO															
Address Offset: 64000h															
Project: All															
Default Value: 00000018h															
Access: R/W															
Size (in bits): 32															
Bit	Description														
31	<p>DisplayPort_A_Enable</p> <p>Project: All Default Value: 0b</p> <p>Disabling this port will put it in its lowest power state. Port enable takes place on the Vblank after being written.</p> <p>[DevSNB] If DisplayPort A and another port have been both enabled, then prior to disabling DisplayPort A the FDI PLL must be enabled in either FDI_TXA_CTL or FDI_TXB_CTL, then DisplayPort A can be disabled, and then the FDI PLL can be restored to its previous state.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disable and tristates the Display Port A interface</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable. This bit enables the Display Port A interface.</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	Disable	Disable and tristates the Display Port A interface	All	1b	Enable	Enable. This bit enables the Display Port A interface.	All
Value	Name	Description	Project												
0b	Disable	Disable and tristates the Display Port A interface	All												
1b	Enable	Enable. This bit enables the Display Port A interface.	All												
30	<p>Pipe_Select</p> <p>Project: All Default Value: 0b</p> <p>This bit determines from which display pipe the source data will originate. Pipe selection takes place on the Vblank after being written</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Pipe A</td> <td>Pipe A</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Pipe B</td> <td>Pipe B</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	Pipe A	Pipe A	All	1b	Pipe B	Pipe B	All
Value	Name	Description	Project												
0b	Pipe A	Pipe A	All												
1b	Pipe B	Pipe B	All												



DP_A—DisplayPort A Control Register

29:28	<p>Link_training_pattern_enable</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>These bits are used for link initialization as defined in the DisplayPort specification. Please note that the link must first be configured prior to sending training patterns.</p> <p>When enabling the port, it must be turned on with pattern 1 enabled. When retraining a link, the port must be disabled, then re-enabled with pattern 1 enabled.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>P1</td> <td>Pattern 1 enabled: Repetition of D10.2 characters</td> <td>All</td> </tr> <tr> <td>01b</td> <td>P2</td> <td>Pattern 2 enabled: Repetition of K28.5, D11.6, K28.5, D11.6, D10.2, D10.2, D10.2, D10.2, D10.2. Please note that the entire pattern must complete before another pattern is sent. Scrambling initialization and disparity init commence at the end of the last iteration of pattern 2.</td> <td>All</td> </tr> <tr> <td>10b</td> <td>Idle</td> <td>Idle Pattern enabled: Transmit BS followed by VB-ID with NoVideoStream_flag set to 1, five times</td> <td></td> </tr> <tr> <td>11b</td> <td>None</td> <td>Link not in training: Send normal pixels</td> <td></td> </tr> </tbody> </table>			Value	Name	Description	Project	00b	P1	Pattern 1 enabled: Repetition of D10.2 characters	All	01b	P2	Pattern 2 enabled: Repetition of K28.5, D11.6, K28.5, D11.6, D10.2, D10.2, D10.2, D10.2, D10.2. Please note that the entire pattern must complete before another pattern is sent. Scrambling initialization and disparity init commence at the end of the last iteration of pattern 2.	All	10b	Idle	Idle Pattern enabled: Transmit BS followed by VB-ID with NoVideoStream_flag set to 1, five times		11b	None	Link not in training: Send normal pixels									
Value	Name	Description	Project																												
00b	P1	Pattern 1 enabled: Repetition of D10.2 characters	All																												
01b	P2	Pattern 2 enabled: Repetition of K28.5, D11.6, K28.5, D11.6, D10.2, D10.2, D10.2, D10.2, D10.2. Please note that the entire pattern must complete before another pattern is sent. Scrambling initialization and disparity init commence at the end of the last iteration of pattern 2.	All																												
10b	Idle	Idle Pattern enabled: Transmit BS followed by VB-ID with NoVideoStream_flag set to 1, five times																													
11b	None	Link not in training: Send normal pixels																													
27:22	<p>Voltage_swing_Pre-emphasis_level_set_SNB</p> <p>Project: DevSNB</p> <p>Default Value: 000000b</p> <p>These bits are used for setting link voltage swing and pre-emphasis.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 55%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>000000b</td> <td>400mv_0db/ 600mv_0db</td> <td>400mv 0dB / 600mv 0dB Actual 0.5v transition and 0.5v non-transition</td> <td>DevSNB</td> </tr> <tr> <td>000001b</td> <td>400mv_3.5db</td> <td>400mv 3.5dB Actual 0.5v transition and 0.33v non-transition</td> <td>DevSNB</td> </tr> <tr> <td>111010b</td> <td>400mv_6db / 600mv_6db</td> <td>400mv 6dB / 600mv 6dB Actual 1v transition and 0.5v non-transition</td> <td>DevSNB</td> </tr> <tr> <td>111001b</td> <td>600mv_3.5db / 800mv_3.5db</td> <td>600mv 3.5dB / 800mv 3.5dB Actual 1v transition and 0.66v non-transition</td> <td>DevSNB</td> </tr> <tr> <td>111000b</td> <td>800mv_0db / 1200mv_0db</td> <td>800mv 0dB / 1200mv 0dB Actual 1v transition and 1v non-transition</td> <td>DevSNB</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	000000b	400mv_0db/ 600mv_0db	400mv 0dB / 600mv 0dB Actual 0.5v transition and 0.5v non-transition	DevSNB	000001b	400mv_3.5db	400mv 3.5dB Actual 0.5v transition and 0.33v non-transition	DevSNB	111010b	400mv_6db / 600mv_6db	400mv 6dB / 600mv 6dB Actual 1v transition and 0.5v non-transition	DevSNB	111001b	600mv_3.5db / 800mv_3.5db	600mv 3.5dB / 800mv 3.5dB Actual 1v transition and 0.66v non-transition	DevSNB	111000b	800mv_0db / 1200mv_0db	800mv 0dB / 1200mv 0dB Actual 1v transition and 1v non-transition	DevSNB	Others	Reserved	Reserved	All
Value	Name	Description	Project																												
000000b	400mv_0db/ 600mv_0db	400mv 0dB / 600mv 0dB Actual 0.5v transition and 0.5v non-transition	DevSNB																												
000001b	400mv_3.5db	400mv 3.5dB Actual 0.5v transition and 0.33v non-transition	DevSNB																												
111010b	400mv_6db / 600mv_6db	400mv 6dB / 600mv 6dB Actual 1v transition and 0.5v non-transition	DevSNB																												
111001b	600mv_3.5db / 800mv_3.5db	600mv 3.5dB / 800mv 3.5dB Actual 1v transition and 0.66v non-transition	DevSNB																												
111000b	800mv_0db / 1200mv_0db	800mv 0dB / 1200mv 0dB Actual 1v transition and 1v non-transition	DevSNB																												
Others	Reserved	Reserved	All																												



DP_A—DisplayPort A Control Register

21:19	<p>Port_Width_Selection</p> <p>Project: All Default Value: 0b</p> <p>This bit selects the number of lanes to be enabled on the DisplayPort link. Port width change must be done as a part of mode set.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>000b</td><td>x1</td><td>x1 Mode (Default)</td><td>All</td></tr><tr><td>001b</td><td>x2</td><td>x2 Mode.</td><td>All</td></tr><tr><td>010b</td><td>Reserved</td><td>Reserved</td><td>All</td></tr><tr><td>011b</td><td>x4</td><td>x4 Mode.</td><td>All</td></tr><tr><td>1XXb</td><td>Reserved</td><td>Reserved</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	000b	x1	x1 Mode (Default)	All	001b	x2	x2 Mode.	All	010b	Reserved	Reserved	All	011b	x4	x4 Mode.	All	1XXb	Reserved	Reserved	All
Value	Name	Description	Project																						
000b	x1	x1 Mode (Default)	All																						
001b	x2	x2 Mode.	All																						
010b	Reserved	Reserved	All																						
011b	x4	x4 Mode.	All																						
1XXb	Reserved	Reserved	All																						
18	<p>Enhanced_Framing_Enable</p> <p>Project: All Default Value: 0b</p> <p>This bit selects enhanced framing.</p> <p>Locked once port is enabled. Updates when the port is disabled then re-enabled</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>Disable</td><td>Enhanced framing disabled</td><td>All</td></tr><tr><td>1b</td><td>Enable</td><td>Enhanced framing enabled.</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	Disable	Enhanced framing disabled	All	1b	Enable	Enhanced framing enabled.	All												
Value	Name	Description	Project																						
0b	Disable	Enhanced framing disabled	All																						
1b	Enable	Enhanced framing enabled.	All																						
17:16	<p>DP_PLL_Frequency_Select</p> <p>Project: All Default Value: 0b</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td>270mhz</td><td>270mhz</td><td>All</td></tr><tr><td>01b</td><td>162mhz</td><td>162mhz.</td><td>All</td></tr><tr><td>1Xb</td><td>Reserved</td><td>Reserved</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	00b	270mhz	270mhz	All	01b	162mhz	162mhz.	All	1Xb	Reserved	Reserved	All								
Value	Name	Description	Project																						
00b	270mhz	270mhz	All																						
01b	162mhz	162mhz.	All																						
1Xb	Reserved	Reserved	All																						



DP_A—DisplayPort A Control Register

15	Port_reversal Project: All Default Value: 0b Enables lane reversal within the port: lane 0 mapped to lane 3, lane 1 mapped to lane 2, etc. Port reversal does not affect AUX channel lane mapping. Locked once port is enabled. Updates when the port is disabled then re-enabled		
	Value	Name	Description
	0b	Normal	Port not reversed
	1b	Reversed	Port reversed
14	DP_PLL_enable Project: All Default Value: 0b This bit enables the DP PLL. Please note that software must wait for the PLL warmup cycle before enabling the port through bit 31 of this register. [DevILK] Work around required when enabling DP PLL while a pipe is enabled going to FDI <ol style="list-style-type: none"> 1. Wait for the start of vertical blank on the enabled pipe going to FDI 2. Program DP PLL enable 		
	Value	Name	Description
	0b	Disable	DP PLL not enabled
	1b	Enable	DP PLL enabled
13:8	Reserved		Project: All Format: MBZ
7	Reserved		
6	Reserved		Project: All Format: MBZ
5	Reserved		
4:3	Sync_Polarity Project: All Default Value: 11b VS and HS are active high Indicates the polarity of Hsync and Vsync to be transmitted in MSA.		
	Value	Name	Description
	00b	Low	VS and HS are active low (inverted)
	01b	VS_Low, HS_High	VS is active low (inverted), HS is active high
	10b	VS_High, HS_Low	VS is active high, HS is active low (inverted)
	11b	High	VS and HS are active high



DP_A—DisplayPort A Control Register															
2	Digital_Display_A_Detected Project: All Default Value: 0b Read-only bit indicating whether a digital display was detected during initialization. This bit is qualified with the Embedded DisplayPort A capability fuse.														
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Detect</td> <td>Digital display not detected during initialization</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Detected</td> <td>Digital display detected during initialization</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	No Detect	Digital display not detected during initialization	All	1b	Detected	Digital display detected during initialization	All		
Value	Name	Description	Project												
0b	No Detect	Digital display not detected during initialization	All												
1b	Detected	Digital display detected during initialization	All												
1:0	Reserved	Project: All	Format: MBZ												

3.4.2 DPA_AUX_CH_CTL—Display Port A AUX Channel Control

DPA_AUX_CH_CTL—Display Port A AUX Channel Control					
Register Type: MMIO Address Offset: 64010h-64013h Project: All Default Value: 00050000h Access: R/W Special Size (in bits): 32					
Bit	Description				
31	Send/Busy Project: All Format: Setting this bit to a one initiates the transaction, when read this bit will be a 1 until the transmission completes. The transaction is completed when the response is received or when a timeout occurs. Do not write a 1 again until transaction completes. Writes of 0 will be ignored.				
	<table border="1"> <thead> <tr> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>Do not change any fields while Busy bit 31 is asserted.</td> </tr> </tbody> </table>			Programming Notes	Do not change any fields while Busy bit 31 is asserted.
Programming Notes					
Do not change any fields while Busy bit 31 is asserted.					
30	Done Project: All Access: R/W Clear A sticky bit that indicates the transaction has completed. SW must write a 1 to this bit to clear the event				
29	Interrupt_on_Done Project: All Format: Enable an interrupt in the hotplug status register when the transaction completes or times out.				
28	Time_out_error Project: All Access: R/W Clear A sticky bit that indicates the transaction has timed out. SW must write a 1 to this bit to clear the event.				



DPA_AUX_CH_CTL—Display Port A AUX Channel Control																					
27:26	<p>Time_out_timer_value Project: All Default Value: 0b The time count depends on the 2X bit clock divider (bits 10:0) being programmed for 2MHz.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>400us</td> <td>400us</td> <td>All</td> </tr> <tr> <td>01b</td> <td>600us</td> <td>600us</td> <td>All</td> </tr> <tr> <td>10b</td> <td>800us</td> <td>800us</td> <td>All</td> </tr> <tr> <td>11b</td> <td>1600us</td> <td>1600us</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	400us	400us	All	01b	600us	600us	All	10b	800us	800us	All	11b	1600us	1600us	All
Value	Name	Description	Project																		
00b	400us	400us	All																		
01b	600us	600us	All																		
10b	800us	800us	All																		
11b	1600us	1600us	All																		
25	<p>Receive_error Project: All Access: R/W Clear Default Value: 0b A sticky bit that indicates that the data received was corrupted, not in multiples of a full byte, or more than 20 bytes. SW must write a 1 to this bit to clear the event.</p>																				
24:20	<p>Message_Size Project: All Format: This field is used to indicate the total number bytes to transmit (including the header). It also indicates the number of bytes received in a transaction (including the header). This field is valid only when the done bit is set and timeout or receive error has not occurred. Sync/Stop are not part of the message or the message size. Reads of this field will give the response message size. The read value will not be valid while Busy bit 31 is asserted. Message sizes of 0 or >20 are not allowed.</p>																				
19:16	<p>Precharge_Time Project: All Default Value: 0101b 10 us precharge Used to determine the precharge time for the Aux Channel drivers. The value is the number of microseconds times 2 (assuming 2X bit clock divider programmed for 2MHz). Example: For 10us precharge, program 5 (10us/2us).</p>																				
15:11	<p>Reserved</p>																				
10:0	<p>2X_Bit_Clock_divider Project: All Used to determine the 2X bit clock the Aux Channel logic runs on. This value divides the input clock frequency down to 2X bit clock rate. The 2X bit clock rate is ideally 2MHz (0.5us). The input clock is cdclk. Example: For 300MHz input clock and desired 2MHz 2X bit clock, program 150 (300MHz/2MHz).</p>																				



3.4.3 DPA_AUX_CH_DATA1—Display Port A AUX Data Register 1

DPA_AUX_CH_DATA1—Display Port A AUX Data Register 1	
Register Type:	MMIO
Address Offset:	64014h-64017h
Project:	All
Default Value:	00000000h
Access:	R/W Special
Size (in bits):	32
The read value will not be valid while Busy bit 31 is asserted.	
Bit	Description
31:0	AUX_CH_DATA1 Project: All Format: The first DWord of the message. The MSbyte is transmitted first. Reads will give the response data after transaction complete.

3.4.4 DPA_AUX_CH_DATA2—Display Port A AUX Data Register 2

DPA_AUX_CH_DATA2—Display Port A AUX Data Register 2	
Register Type:	MMIO
Address Offset:	64018h-6401Bh
Project:	All
Default Value:	00000000h
Access:	R/W Special
Size (in bits):	32
The read value will not be valid while Busy bit 31 is asserted.	
Bit	Description
31:0	AUX_CH_DATA2 Project: All Format: The second DWord of the message. The MSbyte is transmitted first. Only used if the message size is greater than 4. Reads will give the response data after transaction complete



3.4.5 DPA_AUX_CH_DATA3—Display Port A AUX Data Register 3

DPA_AUX_CH_DATA3—Display Port A AUX Data Register 3	
Register Type:	MMIO
Address Offset:	6401Ch-6401Fh
Project:	All
Default Value:	00000000h
Access:	R/W Special
Size (in bits):	32
The read value will not be valid while Busy bit 31 is asserted.	
Bit	Description
31:0	AUX_CH_DATA3 Project: All Format: The third DWord of the message. The MSbyte is transmitted first. Only used if the message size is greater than 8. Reads will give the response data after transaction complete.

3.4.6 DPA_AUX_CH_DATA4—Display Port A AUX Data Register 4

DPA_AUX_CH_DATA4—Display Port A AUX Data Register 4	
Register Type:	MMIO
Address Offset:	64020h-64023h
Project:	All
Default Value:	00000000h
Access:	R/W Special
Size (in bits):	32
The read value will not be valid while Busy bit 31 is asserted.	
Bit	Description
31:0	AUX_CH_DATA4 Project: All Format: The fourth DWord of the message. The MSbyte is transmitted first. Only used if the message size is greater than 12. Reads will give the response data after transaction complete.



3.4.7 DPA_AUX_CH_DATA5—Display Port A AUX Data Register 5

DPA_AUX_CH_DATA5—Display Port A AUX Data Register 5	
Register Type:	MMIO
Address Offset:	64024h-64027h
Project:	All
Default Value:	00000000h
Access:	R/W Special
Size (in bits):	32
The read value will not be valid while Busy bit 31 is asserted.	
Bit	Description
31:0	AUX_CH_DATA5 Project: All Format: The fifth DWord of the message. The MSbyte is transmitted first. Only used if the message size is greater than 16. Reads will give the response data after transaction complete.

3.5 Panel Fitter Control Registers

3.5.1 PF_WIN_POS—Panel Fitter Window Position

PFA_WIN_POS—Panel Fitter A Window Position	
Register Type:	MMIO
Address Offset:	68070h-68073h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to PFA_WIN_SZ
Bit	Description
31:29	Reserved Project: All Format: MBZ
28:16	XPOS Project: All The X coordinate (in pixels) of the upper left most pixel of the panel fitted display window.
15:12	Reserved Project: All Format: MBZ
11:0	YPOS Project: All The Y coordinate (in lines) of the upper left most pixel of the panel fitter display window. LSB must be zero for interlaced modes.



PFB_WIN_POS—Panel Fitter B Window Position	
Register Type:	MMIO
Address Offset:	68870h-68873h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank after armed
Double Buffer Armed By:	Write to PFB_WIN_SZ
Bit	Description
31:29	Reserved Project: All Format: MBZ
28:16	XPOS Project: All See PFA description
15:12	Reserved Project: All Format: MBZ
11:0	YPOS Project: All See PFA description

3.5.2 PF_WIN_SZ—Panel Fitter Window Size

Coordinates are determined with a value of (0,0) being the upper left corner of the display device (rotation does not affect this). Writes to the window size arm PF registers for the pipe.

PFA_WIN_SZ—Panel Fitter A Window Size	
Register Type:	MMIO
Address Offset:	68074h-68077h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank
Bit	Description
31:29	Reserved Project: All Format: MBZ
28:16	XSIZE Project: All The horizontal size in pixels of the desired panel fitted window.
15:12	Reserved Project: All Format: MBZ
11:0	YSIZE Project: All The vertical size in pixels of the desired panel fitted window. LSB must be zero for interlaced modes



PFB_WIN_SZ—Panel Fitter B Window Size	
Register Type:	MMIO
Address Offset:	68874h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank
Bit	Description
31:29	Reserved Project: All Format: MBZ
28:16	XSIZE Project: All See PFA descriptio
15:12	Reserved Project: All Format: MBZ
11:0	YSIZE Project: All See PFA description

3.5.3 PF_CTRL_1—Panel Fitter Control 1

PFA_CTRL_1—Panel Fitter A Control 1													
Register Type:	MMIO												
Address Offset:	68080h-68083h												
Project:	All												
Default Value:	00000000h												
Access:	R/W												
Size (in bits):	32												
Double Buffer Update Point:	Start of vertical blank after armed												
Double Buffer Armed By:	Write to PFA_WIN_SZ												
When using panel fitter downscaling (pipe source size is larger than panel fitter window size) the maximum supported pixel rate will be reduced by the downscale amount.													
Bit	Description												
31	Enable_Pipe_Scaler Project: All Default Value: 0b <table border="1" data-bbox="349 1579 1458 1711"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Data bypasses the scaler</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>The scaler is enabled</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Data bypasses the scaler	All	1b	Enable	The scaler is enabled	All
Value	Name	Description	Project										
0b	Disable	Data bypasses the scaler	All										
1b	Enable	The scaler is enabled	All										
30	Reserved												
29	Reserved												
28	Reserved												



PFA_CTRL_1—Panel Fitter A Control 1			
27	VADAPT Project: All Puts the adaptive vertical filter into adaptive mode, intended for use in interlace output modes only.		
	Value	Name	Description
	0b	Disable	Adaptive filtering disabled
	1b	Enable	Adaptive filtering enabled
26:25	VADAPT_MODE Project: All Puts the adaptive vertical filter into adaptive mode, intended for use in interlace output modes only.		
	Value	Name	Description
	00b	Least Adaptive	Least Adaptive (Recommended)
	01b	Moderately Adaptive	Moderately Adaptive
	10b	Reserved	Reserved
	11b	Most Adaptive	Most Adaptive
24:23	FILTER_SELECT Project: All Filter coefficient selection		
	Value	Name	Description
	00b	Programmed	Programmed Coefficients (Recommended)
	01b	Hardcoded Med	Hardcoded Coefficients for Medium 3x3 Filtering
	10b	Edge Enhance	Hardcoded Coefficients for Edge Enhancing 3x3 Filtering
	11b	Edge Soften	Hardcoded Coefficients for Edge Softening 3x3 Filtering
22	CHR_PREF Project: All Chroma Pre-filter enable.		
	Value	Name	Description
	0b	Disable	Pre-filter disabled
	1b	Enable	Pre-filter enabled
21	Reserved		
20	Reserved		
19:0	Reserved Project: All		Format: MBZ



PFB_CTRL_1—Panel Fitter B Control 1			
Register Type:	MMIO		
Address Offset:	68880h-68883h		
Project:	All		
Default Value:	00000000h		
Access:	R/W		
Size (in bits):	32		
Double Buffer Update Point:	Start of vertical blank after armed		
Double Buffer Armed By:	Write to PFB_WIN_SZ		
When using panel fitter downscaling (pipe source size is larger than panel fitter window size) the maximum supported pixel rate will be reduced by the downscale amount.			
Bit	Description		
31	Enable_Pipe_Scaler Project: All Default Value: 0b		
	Value	Name	Description
	0b	Disable	Data bypasses the scaler
	1b	Enable	The scaler is enabled
30	Reserved		
29	Reserved		
28	Reserved		
27	VADAPT Project: All Puts the adaptive vertical filter into adaptive mode, intended for use in interlace output modes only.		
	Value	Name	Description
	0b	Disable	Adaptive filtering disabled
	1b	Enable	Adaptive filtering enabled
26:25	VADAPT_MODE Project: All Puts the adaptive vertical filter into adaptive mode, intended for use in interlace output modes only.		
	Value	Name	Description
	00b	Least Adaptive	Least Adaptive (Recommended)
	01b	Moderately Adaptive	Moderately Adaptive
	10b	Reserved	Reserved
	11b	Most Adaptive	Most Adaptive



PFB_CTRL_1—Panel Fitter B Control 1			
24:23	FILTER_SELECT Project: All Filter coefficient selection		
	Value	Name	Description
	00b	Programmed	Programmed Coefficients (Recommended)
	01b	Hardcoded Med	Hardcoded Coefficients for Medium 3x3 Filtering
	10b	Edge Enhance	Hardcoded Coefficients for Edge Enhancing 3x3 Filtering
	11b	Edge Soften	Hardcoded Coefficients for Edge Softening 3x3 Filtering
22	CHR_PREF Project: All Chroma Pre-filter enable.		
	Value	Name	Description
	0b	Disable	Pre-filter disabled
	1b	Enable	Pre-filter enabled
21	Reserved		
20	Reserved		
19:0	Reserved Project: All		Format: MBZ

3.5.4 Panel Fitter Coefficient Registers

Coefficients for the panel fitter filters are stored in sign-exponent-mantissa format. The number of mantissa bit varies based on the filter. Two filter coefficients are stored in each dword, the tables below show the data packing in each of the words. Unused bits are considered reserved and should be written zero. The default value of all coefficient registers is 00000000h. Coefficients greater than 1.0 are only allowed in the center tap of the filter.

For RGB modes the Luma and Chroma filter coeffs are programmed with the same values.

Panel Fitter Coefficient Definition			
Project: All			
Bit	Description		
15	Sign_bit Project: All		
	Value	Name	Description
	0b	Positive	Positive
	1b	Negative	Negative
14	Reserved Project: All		Format: MBZ



Panel Fitter Coefficient Definition																											
13:12	Exponent_bits Project: All The meaning of the exponent bits varies for center tap or non-center tap coefficients.																										
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>2 or 0.125</td> <td>Center taps: 2 or mantissa is b.bbbbbbb... Non-center taps: 0.125 or mantissa is 0.000bbbbbb</td> <td>All</td> </tr> <tr> <td>01b</td> <td>1</td> <td>1 or mantissa is 0.bbbbbbb...</td> <td>All</td> </tr> <tr> <td>10b</td> <td>0.5</td> <td>0.5 or mantissa is 0.0bbbbbb...</td> <td>All</td> </tr> <tr> <td>11b</td> <td>0.25</td> <td>0.25 or mantissa is 0.00bbbbbb...</td> <td>All</td> </tr> <tr> <td>others</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	2 or 0.125	Center taps: 2 or mantissa is b.bbbbbbb... Non-center taps: 0.125 or mantissa is 0.000bbbbbb	All	01b	1	1 or mantissa is 0.bbbbbbb...	All	10b	0.5	0.5 or mantissa is 0.0bbbbbb...	All	11b	0.25	0.25 or mantissa is 0.00bbbbbb...	All	others	Reserved	Reserved	All		
Value	Name	Description	Project																								
00b	2 or 0.125	Center taps: 2 or mantissa is b.bbbbbbb... Non-center taps: 0.125 or mantissa is 0.000bbbbbb	All																								
01b	1	1 or mantissa is 0.bbbbbbb...	All																								
10b	0.5	0.5 or mantissa is 0.0bbbbbb...	All																								
11b	0.25	0.25 or mantissa is 0.00bbbbbb...	All																								
others	Reserved	Reserved	All																								
11:3	Mantissa Project: All Size of the mantissa varies based on the filter, but the MSB of the mantissa is always bit 11. Center tap coefficients use all 9 bits of mantissa. Non-center tap coefficients use only the upper 7 bits of mantissa and the lower 2 bits are ignored.																										
2:0	Reserved	Project: All	Format: MBZ																								

3.6 Panel Fitter Horizontal Coefficients

Coefficients are packed in the horizontal coefficient registers as follows (with the letter representing the tap and the number representing the coefficient set):

Address	bits [31:16]	bits[15:0]
68x00	B0	A0
68x04	D0	C0
68x08	F0	E0
68x0C	A1	G0
68x10	C1	B1

etc....



3.6.1 PF_HFILTL_COEF—Panel Fitter Horizontal Luma/Red Coefficients

PFA_HFILTL_COEF—Panel Fitter A Horizontal Luma/Red Coefficients					
Register Type: MMIO					
Address Offset: 68100h-681EFh					
Project: All					
Default Value: 00000000h					
Access: R/W					
Size (in bits): 60x32					
17 phases of 7 taps require 60 dwords					
Center coefficient is 1.2.9					
Other coefficients are 1.2.7					
DWord	Bit	Description			
0..59	31:16	Coefficient2	Project:	All	Format: Panel Fitter Coefficient Definition
	15:0	Coefficient1	Project:	All	Format: Panel Fitter Coefficient Definition

PFB_HFILTL_COEF—Panel Fitter B Horizontal Luma/Red Coefficients					
Register Type: MMIO					
Address Offset: 68900h-689EFh					
Project: All					
Default Value: 00000000h					
Access: R/W					
Size (in bits): 60x32					
17 phases of 7 taps require 60 dwords					
Center coefficient is 1.2.9					
Other coefficients are 1.2.7					
DWord	Bit	Description			
0..59	31:16	Coefficient2	Project:	All	Format: Panel Fitter Coefficient Definition
	15:0	Coefficient1	Project:	All	Format: Panel Fitter Coefficient Definition



3.6.2 PF_HFILTC_COEF—Panel Fitter Horizontal Chroma/Green and Blue Coefficients

PFA_HFILTC_COEF—Panel Fitter A Horizontal Chroma/Green and Blue Coefficients					
Register Type: MMIO Address Offset: 68200h-682EFh Project: All Default Value: 00000000h Access: R/W Size (in bits): 60x32					
17 phases of 7 taps require 60 dwords					
Center coefficient is 1.2.9					
Other coefficients are 1.2.7					
DWord	Bit	Description			
0..59	31:16	Coefficient2	Project:	All	Format: Panel Fitter Coefficient Definition
	15:0	Coefficient1	Project:	All	Format: Panel Fitter Coefficient Definition

PFB_HFILTC_COEF—Panel Fitter B Horizontal Chroma/Green and Blue Coefficients					
Register Type: MMIO Address Offset: 68A00h-68AEFh Project: All Default Value: 00000000h Access: R/W Size (in bits): 60x32					
17 phases of 7 taps require 60 dwords					
Center coefficient is 1.2.9					
Other coefficients are 1.2.7					
DWord	Bit	Description			
0..59	31:16	Coefficient2	Project:	All	Format: Panel Fitter Coefficient Definition
	15:0	Coefficient1	Project:	All	Format: Panel Fitter Coefficient Definition



3.7 Panel Fitter Vertical Coefficients

Coefficients are packed in the vertical coefficient registers as follows (with the letter representing the tap and the number representing the coefficient set). When the vertical filter is in 3 line mode the three taps used are A, C & E, B & C must be programmed to zero in three line mode.

Address	bits [31:16]	bits[15:0]
68x00	B0	A0
68x04	D0	C0
68x08	A1	E0
68x0C	C1	B1
68x10	E1	D1

etc....

3.7.1 PF_VFILT_L_COEF—Panel Fitter Vertical Luma/Red Coefficients

PFA_VFILT_L_COEF—Panel Fitter A Vertical Luma/Red Coefficients		
Register Type: MMIO Address Offset: 68300h-683ABh Project: All Default Value: 00000000h Access: R/W Size (in bits): 43x32		
17 phases of 5 taps require 43 dwords Center coefficient is 1.2.9 Other coefficients are 1.2.7		
DWord	Bit	Description
0..42	31:16	Coefficient2 Project: All Format: Panel Fitter Coefficient Definition
	15:0	Coefficient1 Project: All Format: Panel Fitter Coefficient Definition



PFB_VFILT_L_COEF—Panel Fitter B Vertical Luma/Red Coefficients					
Register Type: MMIO Address Offset: 68B00h-68BABh Project: All Default Value: 00000000h Access: R/W Size (in bits): 43x32					
17 phases of 5 taps require 43 dwords					
Center coefficient is 1.2.9					
Other coefficients are 1.2.7					
DWord	Bit	Description			
0..42	31:16	Coefficient2	Project:	All	Format: Panel Fitter Coefficient Definition
	15:0	Coefficient1	Project:	All	Format: Panel Fitter Coefficient Definition

3.7.2 PF_VFILT_C_COEF—Panel Fitter Vertical Chroma/Green and Blue Coefficients

PFA_VFILT_C_COEF—Panel Fitter A Vertical Chroma/Green and Blue Coefficients					
Register Type: MMIO Address Offset: 68400h-684ABh Project: All Default Value: 00000000h Access: R/W Size (in bits): 43x32					
17 phases of 5 taps require 43 dwords					
Center coefficient is 1.2.9					
Other coefficients are 1.2.7					
DWord	Bit	Description			
0..42	31:16	Coefficient2	Project:	All	Format: Panel Fitter Coefficient Definition
	15:0	Coefficient1	Project:	All	Format: Panel Fitter Coefficient Definition



PFB_VFILTC_COEF—Panel Fitter B Vertical Chroma/Green and Blue Coefficients

Register Type: MMIO
Address Offset: 68C00h-68CABh
Project: All
Default Value: 00000000h
Access: R/W
Size (in bits): 43x32

17 phases of 5 taps require 43 dwords

Center coefficient is 1.2.9

Other coefficients are 1.2.7

DWord	Bit	Description		
0..42	31:16	Coefficient2	Project: All	Format: Panel Fitter Coefficient Definition
	15:0	Coefficient1	Project: All	Format: Panel Fitter Coefficient Definition



4. Plane Controls (70000h–7FFFFh)

4.1 Display Pipeline A

4.1.1 PIPEA_DSL—Pipe A Display Scan Line

PIPEA_DSL—Pipe A Display Scan Line													
Register Type: MMIO Address Offset: 70000h-70003h Project: All Default Value: 00000000h Access: Read Only Size (in bits): 32													
This register enables the read back of the display pipe vertical “line counter”. The value increments at the leading edge of HSYNC and can be safely read any time. The value resets to line zero at the first active line of the display. In interlaced display timings, the scan line counter provides the current line in the field. One field will have a total number of lines that is one greater than the other field. Content locked display will adjust the total number of lines displayed.													
Bit	Description												
31	Current_Field Project: All Default Value: 0 Provides read back of the current field being displayed on display pipe A. <table border="1" data-bbox="349 1312 1458 1444"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Odd</td> <td>First field (odd field)</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Even</td> <td>Second field (even field)</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Odd	First field (odd field)	All	1b	Even	Second field (even field)	All
Value	Name	Description	Project										
0b	Odd	First field (odd field)	All										
1b	Even	Second field (even field)	All										
30:13	Reserved Project: All Format:												
12:0	Line_Counter_for_Display Project: All Provides read back of the display pipe A vertical line counter. This is an indication of the current display scan line to be used by software to synchronize with the display.												



4.1.2 PIPEA_SLC—Pipe A Display Scan Line Count Range Compare

PIPEA_SLC—Pipe A Display Scan Line Count Range Compare															
Register Type: MMIO Address Offset: 70004h-70007h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32															
[DevSNB:D2+] Reserved. The wait for scan line is programmed through DE_LOAD_SEL 0x4F100.															
[DevSNB:D2] The scan line number register is compared with the display line value from the pipe timing generator. The result of this comparison is used to generate interrupts and render responses. The value programmed should be desired value – 1, so for line 0, the value programmed is VTOTAL, and for line 1, the value programmed is 0. Content locked display will adjust the total number of lines displayed.															
Bit	Description														
31	Inclusive/Exclusive Project: DevILK Default Value: 0b <table border="1" data-bbox="349 993 1458 1125"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Exclusive</td> <td>Exclusive: outside of the range</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Inclusive</td> <td>Inclusive: within the range</td> <td>All</td> </tr> </tbody> </table>			Value	Name	Description	Project	0b	Exclusive	Exclusive: outside of the range	All	1b	Inclusive	Inclusive: within the range	All
Value	Name	Description	Project												
0b	Exclusive	Exclusive: outside of the range	All												
1b	Inclusive	Inclusive: within the range	All												
30:29	Reserved	Project: DevILK	Format: MBZ												
28:16	Start_Scan_Line_Number	Project: DevILK Range: 0..Vertical Total This field specifies the starting scan line number of the Scan Line Window. Scan line 0 is the first line of the display frame.	Format:												
15:13	Reserved	Project: DevILK	Format: MBZ												
12:0	End_Scan_Line_Number	Project: DevILK Range: 0..Vertical Total This field specifies the ending scan line number of the Scan Line Window. Scan line 0 is the first line of the display frame.	Format:												
31:13	Reserved	Project: DevSNB	Format: MBZ												
12:0	Scan_Line_Number	Project: Pre-DevSNB:D2 Range: 0..Vertical Total This field specifies the scan line number on which to generate scan line interrupt and render response.													
12:0	Reserved	Project: DevSNB:D2+	Format: MBZ												



4.1.3 PIPEACONF—Pipe A Configuration Register

PIPEACONF—Pipe A Configuration Register													
Register Type:	MMIO												
Address Offset:	70008h-7000Bh												
Project:	All												
Default Value:	00000000h												
Access:	R/W												
Size (in bits):	32												
Double Buffer Update Point:	Start of vertical blank OR pipe disabled												
Bit	Description												
31	<p>Pipe_A_Enable</p> <p>Project: All Default Value: 0b</p> <p>Setting this bit to the value of one, turns on pipe A. This must be done before any planes are enabled on this pipe. Changing it to a zero should only be done when all planes that are assigned to this pipe have been disabled. Turning the pipe enable bit off disables the timing generator in this pipe. Synchronization pulses to the display are not maintained if the timing generator is disabled. Pipe timing registers must contain valid values before this bit is enabled.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disable</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Disable	All	1b	Enable	Enable	All
Value	Name	Description	Project										
0b	Disable	Disable	All										
1b	Enable	Enable	All										
30	<p>Pipe_State</p> <p>Project: All Default Value: 0b</p> <p>This bit indicates the actual state of the pipe. Since there can be some delay between disabling the pipe and the pipe actually shutting off, this bit indicates the true current state of the pipe.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disable State</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable State</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Disable State	All	1b	Enable	Enable State	All
Value	Name	Description	Project										
0b	Disable	Disable State	All										
1b	Enable	Enable State	All										
29	Reserved Project: All												
28:27	Reserved												
26	Reserved Project: DevSNB												



PIPEACONF—Pipe A Configuration Register

25:24	<p>Pipe_A_Palette/Gamma_Unit_Mode</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>These bits select which mode the pipe gamma correction logic works in. See the Display Palette Registers for information on the different palette/gamma modes. Other gamma units such as in the sprite are unaffected by this bit.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 55%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 bit</td> <td>8-bit Legacy Palette Mode</td> <td>All</td> </tr> <tr> <td>01b</td> <td>10 bit</td> <td>10-bit Precision Palette Mode</td> <td>All</td> </tr> <tr> <td>10b</td> <td>12 bit</td> <td>12-bit Interpolated Gamma Mode</td> <td>All</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	8 bit	8-bit Legacy Palette Mode	All	01b	10 bit	10-bit Precision Palette Mode	All	10b	12 bit	12-bit Interpolated Gamma Mode	All	11b	Reserved	Reserved	All												
Value	Name	Description	Project																														
00b	8 bit	8-bit Legacy Palette Mode	All																														
01b	10 bit	10-bit Precision Palette Mode	All																														
10b	12 bit	12-bit Interpolated Gamma Mode	All																														
11b	Reserved	Reserved	All																														
23:21	<p>Interlaced_Mode</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>These bits are used for software control of interlaced behavior. They are updated immediately if the pipe is off, or in the vertical blank after programming if pipe is enabled.</p> <p>Note: VGA display modes do not work while in interlaced fetch modes</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 55%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>PF-PD</td> <td>Progressive Fetch / Progressive display</td> <td>All</td> </tr> <tr> <td>001b</td> <td>PF-ID</td> <td>Progressive Fetch / Interlaced display (HDMI) Requires panel fitting to be enabled</td> <td>All</td> </tr> <tr> <td>010b</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> <tr> <td>011b</td> <td>IF-ID</td> <td>Interlaced Fetch / Interlaced display (programmable sync, normal interlaced)</td> <td>All</td> </tr> <tr> <td>100b</td> <td>IF-ID-DBL</td> <td>Interlaced embedded panel with interlaced fetch (pixel doubling power savings mode, no PF enabled)</td> <td>All</td> </tr> <tr> <td>101b</td> <td>PF-ID-DBL</td> <td>Interlaced embedded panel with progressive fetch (pixel doubling power savings mode with PF enabled) Requires panel fitting to be enabled</td> <td>All</td> </tr> <tr> <td>others</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	000b	PF-PD	Progressive Fetch / Progressive display	All	001b	PF-ID	Progressive Fetch / Interlaced display (HDMI) Requires panel fitting to be enabled	All	010b	Reserved	Reserved	All	011b	IF-ID	Interlaced Fetch / Interlaced display (programmable sync, normal interlaced)	All	100b	IF-ID-DBL	Interlaced embedded panel with interlaced fetch (pixel doubling power savings mode, no PF enabled)	All	101b	PF-ID-DBL	Interlaced embedded panel with progressive fetch (pixel doubling power savings mode with PF enabled) Requires panel fitting to be enabled	All	others	Reserved	Reserved	All
Value	Name	Description	Project																														
000b	PF-PD	Progressive Fetch / Progressive display	All																														
001b	PF-ID	Progressive Fetch / Interlaced display (HDMI) Requires panel fitting to be enabled	All																														
010b	Reserved	Reserved	All																														
011b	IF-ID	Interlaced Fetch / Interlaced display (programmable sync, normal interlaced)	All																														
100b	IF-ID-DBL	Interlaced embedded panel with interlaced fetch (pixel doubling power savings mode, no PF enabled)	All																														
101b	PF-ID-DBL	Interlaced embedded panel with progressive fetch (pixel doubling power savings mode with PF enabled) Requires panel fitting to be enabled	All																														
others	Reserved	Reserved	All																														



PIPEACONF—Pipe A Configuration Register

20	<p>Display_Power_Mode_Switch</p> <p>Project: All Default Value: 0b</p> <p>This bit is used for software to set the power saving progressive mode. The pipe enters or exits the power savings mode on the vblank after this bit is written. Please note that bits 17:16 of this register must be set to 00 in order for this bit to take effect.</p> <p>If LVDS clockgating is disabled (bits 14, 30 set to '1' in 0xC2020), then clockgating must be temporarily enabled (bits 14, 30 cleared to '0') when toggling Display Power Mode Switch followed by wait of 2 vblanks and then disabled again.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Progressive</td> <td>Pipe is in progressive mode</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Power save</td> <td>Pipe is in power savings progressive mode</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Progressive	Pipe is in progressive mode	All	1b	Power save	Pipe is in power savings progressive mode	All								
Value	Name	Description	Project																		
0b	Progressive	Pipe is in progressive mode	All																		
1b	Power save	Pipe is in power savings progressive mode	All																		
19:18	<p>MSA_Timing_Delay</p> <p>Project: DevSNB Default Value: 00b</p> <p>This field selects the vertical blank line on which MSA is sent. It is intended for use with embedded DisplayPort panels that support sDRRS. The sDRRS timing switch shall occur on same line as the MSA.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Line1</td> <td>MSA and sDRRS timing switch occur within the first line of vertical blank</td> <td>All</td> </tr> <tr> <td>01b</td> <td>Line2</td> <td>MSA and sDRRS timing switch occur within the second line of vertical blank</td> <td>All</td> </tr> <tr> <td>10b</td> <td>Line3</td> <td>MSA and sDRRS timing switch occur within the third line of vertical blank</td> <td>All</td> </tr> <tr> <td>11b</td> <td>Line4</td> <td>MSA and sDRRS timing switch occur within the fourth line of vertical blank</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	Line1	MSA and sDRRS timing switch occur within the first line of vertical blank	All	01b	Line2	MSA and sDRRS timing switch occur within the second line of vertical blank	All	10b	Line3	MSA and sDRRS timing switch occur within the third line of vertical blank	All	11b	Line4	MSA and sDRRS timing switch occur within the fourth line of vertical blank	All
Value	Name	Description	Project																		
00b	Line1	MSA and sDRRS timing switch occur within the first line of vertical blank	All																		
01b	Line2	MSA and sDRRS timing switch occur within the second line of vertical blank	All																		
10b	Line3	MSA and sDRRS timing switch occur within the third line of vertical blank	All																		
11b	Line4	MSA and sDRRS timing switch occur within the fourth line of vertical blank	All																		
19:18	<p>Reserved Project: DevILK Format: MBZ</p>																				
17:16	<p>Reserved Project: All Format: MBZ</p>																				
15:14	<p>Display_Rotation_Info</p> <p>Project: All Default Value: 0b</p> <p>These are informative bits set by software to indicate this pipe is being rotated. Software should set these for both hardware and software rotation cases. Hardware rotation is not enabled through these bits.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>None</td> <td>No rotation on this pipe</td> <td>All</td> </tr> <tr> <td>01b</td> <td>90</td> <td>90° rotation on this pipe</td> <td>All</td> </tr> <tr> <td>10b</td> <td>180</td> <td>180° rotation on this pipe</td> <td>All</td> </tr> <tr> <td>11b</td> <td>270</td> <td>270° rotation on this pipe</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	None	No rotation on this pipe	All	01b	90	90° rotation on this pipe	All	10b	180	180° rotation on this pipe	All	11b	270	270° rotation on this pipe	All
Value	Name	Description	Project																		
00b	None	No rotation on this pipe	All																		
01b	90	90° rotation on this pipe	All																		
10b	180	180° rotation on this pipe	All																		
11b	270	270° rotation on this pipe	All																		



PIPEACONF—Pipe A Configuration Register

13	<p>Color_Range_Select</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This bit is used to select the color range of outputs.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Full</td> <td>Apply full 0-2ⁿ - 1 color range to the output</td> <td>All</td> </tr> <tr> <td>1b</td> <td>CE</td> <td>Apply CE color range to the output</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Full	Apply full 0-2 ⁿ - 1 color range to the output	All	1b	CE	Apply CE color range to the output	All												
Value	Name	Description	Project																						
0b	Full	Apply full 0-2 ⁿ - 1 color range to the output	All																						
1b	CE	Apply CE color range to the output	All																						
12:11	<p>Pipe_output_color_space_select</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Informs the ports of the pipe output color space. Plane data formats and CSC need to be programmed to match what is selected here.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>RGB</td> <td>RGB</td> <td>All</td> </tr> <tr> <td>01b</td> <td>YUV 601</td> <td>YUV 601</td> <td>All</td> </tr> <tr> <td>10b</td> <td>YUV 709</td> <td>YUV 709</td> <td>All</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	RGB	RGB	All	01b	YUV 601	YUV 601	All	10b	YUV 709	YUV 709	All	11b	Reserved	Reserved	All				
Value	Name	Description	Project																						
00b	RGB	RGB	All																						
01b	YUV 601	YUV 601	All																						
10b	YUV 709	YUV 709	All																						
11b	Reserved	Reserved	All																						
10:9	<p>Reserved Project: DevSNB</p>																								
8	<p>Reserved Project: All Format: MBZ</p>																								
7:5	<p>Bits_Per_Color</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This field selects the number of bits per color sent to a receiver device connected to this pipe. Color format takes place on the Vblank after being written. Color format change can be done independent of a pixel clock change.</p> <p>Software should enable dithering in the pipe/port if selecting a pixel color depth higher or lower than the pixel color depth of the frame buffer.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>8 bits</td> <td>8 bits per color</td> <td>All</td> </tr> <tr> <td>001b</td> <td>10 bits</td> <td>10 bits per color</td> <td>All</td> </tr> <tr> <td>010b</td> <td>6 bits</td> <td>6 bits per color</td> <td>All</td> </tr> <tr> <td>011b</td> <td>12 bits</td> <td>12 bits per color</td> <td>All</td> </tr> <tr> <td>1XXb</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	000b	8 bits	8 bits per color	All	001b	10 bits	10 bits per color	All	010b	6 bits	6 bits per color	All	011b	12 bits	12 bits per color	All	1XXb	Reserved	Reserved	All
Value	Name	Description	Project																						
000b	8 bits	8 bits per color	All																						
001b	10 bits	10 bits per color	All																						
010b	6 bits	6 bits per color	All																						
011b	12 bits	12 bits per color	All																						
1XXb	Reserved	Reserved	All																						



PIPEACONF—Pipe A Configuration Register																					
4	<p>Dithering_enable Project: All Default Value: 0b This bit enables dithering</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Dithering disabled</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Dithering enabled</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Dithering disabled	All	1b	Enable	Dithering enabled	All								
Value	Name	Description	Project																		
0b	Disable	Dithering disabled	All																		
1b	Enable	Dithering enabled	All																		
3:2	<p>Dithering_type Project: All Default Value: 0b These bits select dithering type.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Spatial</td> <td>Spatial only</td> <td>All</td> </tr> <tr> <td>01b</td> <td>ST1</td> <td>Spatio-Temporal 1</td> <td>All</td> </tr> <tr> <td>10b</td> <td>ST2</td> <td>Spatio-Temporal 2 (testmode)</td> <td>All</td> </tr> <tr> <td>11b</td> <td>Temporal</td> <td>Temporal only (testmode)</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	Spatial	Spatial only	All	01b	ST1	Spatio-Temporal 1	All	10b	ST2	Spatio-Temporal 2 (testmode)	All	11b	Temporal	Temporal only (testmode)	All
Value	Name	Description	Project																		
00b	Spatial	Spatial only	All																		
01b	ST1	Spatio-Temporal 1	All																		
10b	ST2	Spatio-Temporal 2 (testmode)	All																		
11b	Temporal	Temporal only (testmode)	All																		
1	Reserved																				
0	<p>Reserved Project: All Format: MBZ</p>																				



4.2 Display Pipeline A Counters and Timestamps

4.2.1 PIPEA_FRMCOUNT—Pipe A Frame Counter

PIPEA_FRMCOUNT—Pipe A Frame Counter	
Register Type: MMIO Address Offset: 70040h-70043h Project: All Default Value: 00000000h Access: Read Only Size (in bits): 32	
Bit	Description
31:0	Pipe_Frame_Counter Project: All Format: Provides read back of the display pipe frame counter. This counter increments on every start of vertical blank and rolls over back to 0 after 2 ³² frames.

4.2.2 PIPEA_FLIPCOUNT—Pipe A Flip Counter

PIPEA_FLIPCOUNT—Pipe A Flip Counter	
Register Type: MMIO Address Offset: 70044h-70047h Project: All Default Value: 00000000h Access: Read Only Size (in bits): 32	
Bit	Description
31:0	Pipe_Flip_Counter Project: All Format: Provides read back of the display pipe flip counter. This counter increments on each flip of the surface of the primary plane on this pipe. This includes command streamer asynchronous and synchronous flips and any MMIO writes to the primary plane surface address. It rolls over back to 0 after 2 ³² flips.



4.2.3 PIPEA_FRMTIMESTAMP—Pipe A Frame Time Stamp

PIPEA_FRMTIMESTAMP—Pipe A Frame Time Stamp	
Register Type: MMIO	
Address Offset: 70048h-7004Bh	
Project: All	
Default Value: 00000000h	
Access: Read Only	
Size (in bits): 32	
Bit	Description
31:0	Pipe_Frame_Time_Stamp Project: All Format: Provides read back of the display pipe frame time stamp. The time stamp value is sampled at every start of vertical blank. The TIMESTAMP register has information on the time stamp value.

4.2.4 PIPEA_FLIPTIMESTAMP—Pipe A Flip Time Stamp

PIPEA_FLIPTIMESTAMP—Pipe A Flip Time Stamp	
Register Type: MMIO	
Address Offset: 7004Ch-7004Fh	
Project: All	
Default Value: 00000000h	
Access: Read Only	
Size (in bits): 32	
Bit	Description
31:0	Pipe_Flip_Time_Stamp Project: All Format: Provides read back of the display pipe flip time stamp. The time stamp value is sampled on each flip of the surface of the primary plane on this pipe. This includes command streamer asynchronous and synchronous flips and any MMIO writes to the primary plane surface address. The TIMESTAMP register has information on the time stamp value.

4.3 Display Timestamp

This register provides an elapsed real-time value that can be used as a timestamp for GPU events over short periods of time.

The register counts at a constant frequency by adjusting the increment amount according to the actual core display clock frequency. SW therefore does not need to know the reference clock frequency.



4.3.1 TIMESTAMP_HI—Time Stamp High Value

TIMESTAMP_HI—Time Stamp High Value	
Register Type: MMIO Address Offset: 70070h-70073h Project: All Default Value: 00000000h Access: R/W Clear Size (in bits): 32	
Bit	Description
31:0	TIMESTAMP_High Project: All Format: This field increments every microsecond. The value in this field is latched in the Pipe Flip TIMESTAMP registers when flips occur, and in the Pipe Frame TIMESTAMP registers at start of vertical blank. The register value will reset if any value is written to it. The register is not reset by a graphics software reset.

4.4 Display Pipeline B

4.4.1 PIPEB_DSL—Pipe B Display Scan Line

PIPEB_DSL—Pipe B Display Scan Line													
Register Type: MMIO Address Offset: 71000h-71003h Project: All Default Value: 00000000h Access: Read Only Size (in bits): 32													
See Pipe A description													
Bit	Description												
31	Current_Field Project: All Default Value: 0b Provides read back of the current field being displayed on display pipe B. <table border="1" data-bbox="349 1633 1458 1766"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>First</td> <td>First field (odd field)</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Second</td> <td>Second field (even field)</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	First	First field (odd field)	All	1b	Second	Second field (even field)	All
Value	Name	Description	Project										
0b	First	First field (odd field)	All										
1b	Second	Second field (even field)	All										
30:13	Reserved Project: All Format: MBZ												



PIPEB_DSL—Pipe B Display Scan Line	
12:0	Line_Counter_for_Display See pipe A description. Project: All Format:

4.4.2 PIPEB_SLC—Pipe B Display Scan Line Count Range Compare

PIPEB_SLC—Pipe B Display Scan Line Count Range Compare	
Register Type: MMIO Address Offset: 71004h-71007h Project: All Default Value: 00000000h Access: R/W Size (in bits): 32 See Pipe A description	
Bit	Description
31:13	Reserved Project: DevSNB Format: MBZ
12:0	Scan_Line_Number Project: Pre-DevSNB:D2 Range 0..Vertical Total See pipe A description
12:0	Reserved Project: DevSNB:D2+ Format: MBZ



4.4.3 PIPEBCONF—Pipe B Configuration Register

PIPEBCONF—Pipe B Configuration Register													
Register Type:	MMIO												
Address Offset:	71008h-7100Bh												
Project:	All												
Default Value:	00000000h												
Access:	R/W												
Size (in bits):	32												
Double Buffer Update Point:	Start of vertical blank OR pipe disabled												
Bit	Description												
31	<p>Pipe_B_Enable</p> <p>Project: All Default Value: 0b</p> <p>Setting this bit to the value of one, turns on pipe B. This must be done before any planes are enabled on this pipe. Changing it to a zero should only be done when all planes that are assigned to this pipe have been disabled. Turning the pipe enable bit off disables the timing generator in this pipe. Synchronization pulses to the display are not maintained if the timing generator is disabled. Pipe timing registers must contain valid values before this bit is enabled.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disable</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Disable	All	1b	Enable	Enable	All
Value	Name	Description	Project										
0b	Disable	Disable	All										
1b	Enable	Enable	All										
30	<p>Pipe_State</p> <p>Project: All Default Value: 0b</p> <p>This bit indicates the actual state of the pipe. Since there can be some delay between disabling the pipe and the pipe actually shutting off, this bit indicates the true current state of the pipe.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disable</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Disable	All	1b	Enable	Enable	All
Value	Name	Description	Project										
0b	Disable	Disable	All										
1b	Enable	Enable	All										
29	Reserved Project: All Format:												
28:27	Reserved												
26	Reserved Project: DevSNB Format:												



PIPEBCONF—Pipe B Configuration Register

25:24	<p>Pipe_B_Palette/Gamma_Unit_Mode</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>These bits select which mode the pipe gamma correction logic works in. See the Display Palette Registers for information on the different palette/gamma modes. Other gamma units such as in the sprite are unaffected by this bit.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 55%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 bit</td> <td>8-bit Legacy Palette Mode</td> <td>All</td> </tr> <tr> <td>01b</td> <td>10 bit</td> <td>10-bit Precision Palette Mode</td> <td>All</td> </tr> <tr> <td>10b</td> <td>12 bit</td> <td>12-bit Interpolated Gamma Mode</td> <td>All</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	8 bit	8-bit Legacy Palette Mode	All	01b	10 bit	10-bit Precision Palette Mode	All	10b	12 bit	12-bit Interpolated Gamma Mode	All	11b	Reserved	Reserved	All												
Value	Name	Description	Project																														
00b	8 bit	8-bit Legacy Palette Mode	All																														
01b	10 bit	10-bit Precision Palette Mode	All																														
10b	12 bit	12-bit Interpolated Gamma Mode	All																														
11b	Reserved	Reserved	All																														
23:21	<p>Interlaced_Mode</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>These bits are used for software control of interlaced behavior. They are updated immediately if the pipe is off, or in the vertical blank after programming if pipe is enabled.</p> <p>Note: VGA display modes do not work while in interlaced fetch modes</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 55%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>PF-PD</td> <td>Progressive Fetch / Progressive display</td> <td>All</td> </tr> <tr> <td>001b</td> <td>PF-ID</td> <td>Progressive Fetch / Interlaced display (HDMI) Requires panel fitting to be enabled</td> <td>All</td> </tr> <tr> <td>010b</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> <tr> <td>011b</td> <td>IF-ID</td> <td>Interlaced Fetch / Interlaced display (programmable sync, normal interlaced)</td> <td>All</td> </tr> <tr> <td>100b</td> <td>IF-ID-DBL</td> <td>Interlaced embedded panel with interlaced fetch (pixel doubling power savings mode, no PF enabled)</td> <td>All</td> </tr> <tr> <td>101b</td> <td>PF-ID-DBL</td> <td>Interlaced embedded panel with progressive fetch (pixel doubling power savings mode with PF enabled) Requires panel fitting to be enabled in progressive mode</td> <td>All</td> </tr> <tr> <td>11Xb</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	000b	PF-PD	Progressive Fetch / Progressive display	All	001b	PF-ID	Progressive Fetch / Interlaced display (HDMI) Requires panel fitting to be enabled	All	010b	Reserved	Reserved	All	011b	IF-ID	Interlaced Fetch / Interlaced display (programmable sync, normal interlaced)	All	100b	IF-ID-DBL	Interlaced embedded panel with interlaced fetch (pixel doubling power savings mode, no PF enabled)	All	101b	PF-ID-DBL	Interlaced embedded panel with progressive fetch (pixel doubling power savings mode with PF enabled) Requires panel fitting to be enabled in progressive mode	All	11Xb	Reserved	Reserved	All
Value	Name	Description	Project																														
000b	PF-PD	Progressive Fetch / Progressive display	All																														
001b	PF-ID	Progressive Fetch / Interlaced display (HDMI) Requires panel fitting to be enabled	All																														
010b	Reserved	Reserved	All																														
011b	IF-ID	Interlaced Fetch / Interlaced display (programmable sync, normal interlaced)	All																														
100b	IF-ID-DBL	Interlaced embedded panel with interlaced fetch (pixel doubling power savings mode, no PF enabled)	All																														
101b	PF-ID-DBL	Interlaced embedded panel with progressive fetch (pixel doubling power savings mode with PF enabled) Requires panel fitting to be enabled in progressive mode	All																														
11Xb	Reserved	Reserved	All																														



PIPEBCONF—Pipe B Configuration Register

20	<p>Display_Power_Mode_Switch</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This bit is used for software to set the power saving progressive mode. The pipe enters or exits the power savings mode on the vblank after this bit is written. Please note that bits 17:16 of this register must be set to 00 in order for this bit to take effect.</p> <p>If LVDS clockgating is disabled (bits 14, 30 set to '1' in 0xC2020), then clockgating must be temporarily enabled (bits 14, 30 cleared to '0') when toggling Display Power Mode Switch followed by wait of 2 vblanks and then disabled again.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Progressive</td> <td>Pipe is in progressive mode</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Power Save</td> <td>Pipe is in power savings progressive mode</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Progressive	Pipe is in progressive mode	All	1b	Power Save	Pipe is in power savings progressive mode	All								
Value	Name	Description	Project																		
0b	Progressive	Pipe is in progressive mode	All																		
1b	Power Save	Pipe is in power savings progressive mode	All																		
19:18	<p>MSA_Timing_Delay</p> <p>Project: DevSNB</p> <p>Default Value: 00b</p> <p>This field selects the vertical blank line on which MSA is sent. It is intended for use with embedded DisplayPort panels that support sDRRS. The sDRRS timing switch shall occur on same line as the MSA.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>Line1</td> <td>MSA and sDRRS timing switch occur within the first line of vertical blank</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>Line2</td> <td>MSA and sDRRS timing switch occur within the second line of vertical blank</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">10b</td> <td>Line3</td> <td>MSA and sDRRS timing switch occur within the third line of vertical blank</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>Line4</td> <td>MSA and sDRRS timing switch occur within the fourth line of vertical blank</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	Line1	MSA and sDRRS timing switch occur within the first line of vertical blank	All	01b	Line2	MSA and sDRRS timing switch occur within the second line of vertical blank	All	10b	Line3	MSA and sDRRS timing switch occur within the third line of vertical blank	All	11b	Line4	MSA and sDRRS timing switch occur within the fourth line of vertical blank	All
Value	Name	Description	Project																		
00b	Line1	MSA and sDRRS timing switch occur within the first line of vertical blank	All																		
01b	Line2	MSA and sDRRS timing switch occur within the second line of vertical blank	All																		
10b	Line3	MSA and sDRRS timing switch occur within the third line of vertical blank	All																		
11b	Line4	MSA and sDRRS timing switch occur within the fourth line of vertical blank	All																		



PIPEBCONF—Pipe B Configuration Register

17:16	<p>Refresh_Rate_Power_Savings_Mode_Association</p> <p>Project: All</p> <p>Default Value: 00b</p> <p>These bits select how refresh rates are switched on pipe B. When they are set to anything other than 00, bits 23:21 of this register must be programmed to 000. Switching between 01 and 10 settings directly is not allowed. Software is responsible for enabling this mode only for integrated display panels that support corresponding mode. The refresh rate hardware control register has additional settings for hardware controlled refresh rate switching.</p>																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td style="text-align: center;">None</td> <td>No dynamic refresh rate change enabled. Software control through bits 23:21 only</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">01b</td> <td style="text-align: center;">PTP</td> <td>Progressive-to-progressive refresh rate change enabled. For the CPU and PCH, link and data M and N 1 values are used for high power settings, M and N 2 values for low power settings. For the PCH, pixel clock FPB0 values are used for high power settings, FPB1 values for low power settings.</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">10b</td> <td style="text-align: center;">PTI</td> <td>Progressive-to-interlaced refresh rate change enabled. Pixel clock value does not change in this case. However, data and link M values in the CPU and PCH (as appropriate) are divided by 2 (shifted right by 1 bit). If scaling is enabled, the planes will fetch progressive data which will be interlaced by the panel fitter. If scaling is disabled, the planes will fetch interlaced data, reducing the amount of data fetched</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">11b</td> <td style="text-align: center;">Reserv ed</td> <td>Reserved</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>		Value	Name	Description	Project	00b	None	No dynamic refresh rate change enabled. Software control through bits 23:21 only	All	01b	PTP	Progressive-to-progressive refresh rate change enabled. For the CPU and PCH, link and data M and N 1 values are used for high power settings, M and N 2 values for low power settings. For the PCH, pixel clock FPB0 values are used for high power settings, FPB1 values for low power settings.	All	10b	PTI	Progressive-to-interlaced refresh rate change enabled. Pixel clock value does not change in this case. However, data and link M values in the CPU and PCH (as appropriate) are divided by 2 (shifted right by 1 bit). If scaling is enabled, the planes will fetch progressive data which will be interlaced by the panel fitter. If scaling is disabled, the planes will fetch interlaced data, reducing the amount of data fetched	All	11b	Reserv ed	Reserved	All
Value	Name	Description	Project																		
00b	None	No dynamic refresh rate change enabled. Software control through bits 23:21 only	All																		
01b	PTP	Progressive-to-progressive refresh rate change enabled. For the CPU and PCH, link and data M and N 1 values are used for high power settings, M and N 2 values for low power settings. For the PCH, pixel clock FPB0 values are used for high power settings, FPB1 values for low power settings.	All																		
10b	PTI	Progressive-to-interlaced refresh rate change enabled. Pixel clock value does not change in this case. However, data and link M values in the CPU and PCH (as appropriate) are divided by 2 (shifted right by 1 bit). If scaling is enabled, the planes will fetch progressive data which will be interlaced by the panel fitter. If scaling is disabled, the planes will fetch interlaced data, reducing the amount of data fetched	All																		
11b	Reserv ed	Reserved	All																		
15:14	<p>Display_Rotation_Info</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>These are informative bits set by software to indicate this pipe is being rotated. Software should set these for both hardware and software rotation cases. Hardware rotation is not enabled through these bits.</p>																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td style="text-align: center;">None</td> <td>No rotation on this pipe</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">01b</td> <td style="text-align: center;">90</td> <td>90° rotation on this pipe</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">10b</td> <td style="text-align: center;">180</td> <td>180° rotation on this pipe</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">11b</td> <td style="text-align: center;">270</td> <td>270° rotation on this pipe</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>		Value	Name	Description	Project	00b	None	No rotation on this pipe	All	01b	90	90° rotation on this pipe	All	10b	180	180° rotation on this pipe	All	11b	270	270° rotation on this pipe	All
Value	Name	Description	Project																		
00b	None	No rotation on this pipe	All																		
01b	90	90° rotation on this pipe	All																		
10b	180	180° rotation on this pipe	All																		
11b	270	270° rotation on this pipe	All																		



PIPEBCONF—Pipe B Configuration Register

13	<p>Color_Range_Select</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This bit is used to select the color range of outputs.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Full</td> <td>Apply full 0-2ⁿ - 1 color range to the output</td> <td>All</td> </tr> <tr> <td>1b</td> <td>CE</td> <td>Apply CE color range to the output</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Full	Apply full 0-2 ⁿ - 1 color range to the output	All	1b	CE	Apply CE color range to the output	All												
Value	Name	Description	Project																						
0b	Full	Apply full 0-2 ⁿ - 1 color range to the output	All																						
1b	CE	Apply CE color range to the output	All																						
12:11	<p>Pipe_output_color_space_select</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Informs the ports of the pipe output color space. Plane data formats and CSC need to be programmed to match what is selected here.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>RGB</td> <td>RGB</td> <td>All</td> </tr> <tr> <td>01b</td> <td>YUV 601</td> <td>YUV 601</td> <td>All</td> </tr> <tr> <td>10b</td> <td>YUV 709</td> <td>YUV 709</td> <td>All</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	RGB	RGB	All	01b	YUV 601	YUV 601	All	10b	YUV 709	YUV 709	All	11b	Reserved	Reserved	All				
Value	Name	Description	Project																						
00b	RGB	RGB	All																						
01b	YUV 601	YUV 601	All																						
10b	YUV 709	YUV 709	All																						
11b	Reserved	Reserved	All																						
10:9	<p>Reserved Project: DevSNB</p>																								
8	<p>Reserved Project: All Format: MBZ</p>																								
7:5	<p>Bits_Per_Color</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This field selects the number of bits per color sent to a receiver device connected to this pipe. Color format takes place on the Vblank after being written. Color format change can be done independent of a pixel clock change.</p> <p>Software should enable dithering in the pipe/port if selecting a pixel color depth higher or lower than the pixel color depth of the frame buffer.</p> <p>For further details on Display Port fixed frequency programming to accommodate these formats refer to “DP Frequency Programming” in DPLL section of Bspec.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>8 bits</td> <td>8 bits per color</td> <td>All</td> </tr> <tr> <td>001b</td> <td>10 bits</td> <td>10 bits per color</td> <td>All</td> </tr> <tr> <td>010b</td> <td>6 bits</td> <td>6 bits per color</td> <td>All</td> </tr> <tr> <td>011b</td> <td>12 bits</td> <td>12 bits per color</td> <td>All</td> </tr> <tr> <td>1XXb</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	000b	8 bits	8 bits per color	All	001b	10 bits	10 bits per color	All	010b	6 bits	6 bits per color	All	011b	12 bits	12 bits per color	All	1XXb	Reserved	Reserved	All
Value	Name	Description	Project																						
000b	8 bits	8 bits per color	All																						
001b	10 bits	10 bits per color	All																						
010b	6 bits	6 bits per color	All																						
011b	12 bits	12 bits per color	All																						
1XXb	Reserved	Reserved	All																						



PIPEBCONF—Pipe B Configuration Register													
4	<p>Dithering_enable Project: All Default Value: 0b This bit enables dithering</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Dithering disabled</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Dithering enabled</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Dithering disabled	All	1b	Enable	Dithering enabled	All
Value	Name	Description	Project										
0b	Disable	Dithering disabled	All										
1b	Enable	Dithering enabled	All										
3:2	<p>Dithering_type Project: All Default Value: 0b Security: Test These bits select dithering type.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Spatial</td> <td>Spatial only</td> <td>All</td> </tr> <tr> <td>01b</td> <td>ST1</td> <td>Spatio-Temporal 1</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	Spatial	Spatial only	All	01b	ST1	Spatio-Temporal 1	All
Value	Name	Description	Project										
00b	Spatial	Spatial only	All										
01b	ST1	Spatio-Temporal 1	All										
1	Reserved												
0	Reserved Project: All Format: MBZ												

4.5 Display Pipeline B Counters and Timestamps

4.5.1 PIPEB_FRMCOUNT—Pipe B Frame Counter

PIPEB_FRMCOUNT—Pipe B Frame Counter	
Register Type:	MMIO
Address Offset:	71040h-71043h
Project:	All
Default Value:	00000000h
Access:	Read Only
Size (in bits):	32
Bit	Description
31:0	<p>Pipe_Frame_Counter Project: All Format:</p> <p>See Pipe A description</p>



4.5.2 PIPEB_FLIPCOUNTER—Pipe B Flip Counter

PIPEB_FLIPCOUNTER—Pipe B Flip Counter	
Register Type: MMIO	
Address Offset: 71044h-71047h	
Project: All	
Default Value: 00000000h	
Access: Read Only	
Size (in bits): 32	
Bit	Description
31:0	Pipe_Flip_Counter Project: All Format: See Pipe A description

4.5.3 PIPEB_FRMTIMESTAMP—Pipe B Frame Time Stamp

PIPEB_FRMTIMESTAMP—Pipe B Frame Time Stamp	
Register Type: MMIO	
Address Offset: 71048h-7104Bh	
Project: All	
Default Value: 00000000h	
Access: Read Only	
Size (in bits): 32	
Bit	Description
31:0	Pipe_Frame_Time_Stamp Project: All Format: See Pipe A description

4.5.4 PIPEB_FLIPTIMESTAMP—Pipe B Flip Time Stamp

PIPEB_FLIPTIMESTAMP—Pipe B Flip Time Stamp	
Register Type: MMIO	
Address Offset: 7104Ch-7104Fh	
Project: All	
Default Value: 00000000h	
Access: Read Only	
Size (in bits): 32	
Bit	Description
31:0	Pipe_Flip_Time_Stamp Project: All Format: See Pipe A description



4.6 Cursor A Plane Control Registers

The CURACNTR active register will be updated on the vertical blank or when pipe is disabled, after the CURABASE or CURAPOPOPBASE trigger register is written, or when cursor A is not yet enabled – thus providing an atomic update of the cursor A control and base address registers.

4.6.1 CURACNTR—Cursor A Control Register

CURACNTR—Cursor A Control Register													
Register Type:	MMIO												
Address Offset:	70080h-70083h												
Project:	All												
Default Value:	00000000h												
Access:	R/W												
Size (in bits):	32												
Double Buffer Update Point:	Start of vertical blank or pipe disabled or cursor disabled, after armed												
Double Buffer Armed By:	Write to CURABASE or CURAVGAPOPBASE												
For Hi-res modes Cursor A is connected to pipe A only. For VGA popup it follows the VGA pipe select.													
Bit	Description												
31:28	Reserved Project: All Format:												
27	<p>Popup_Cursor_Enabled Project: All Default Value: 0b</p> <p>This bit should be turned on when using Cursor A as a popup cursor. When in popup mode, hardware interprets the cursor base address as a <u>physical</u> address instead of a graphics address.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Hi-Res</td> <td>Cursor A is hi-res</td> <td>All</td> </tr> <tr> <td>1b</td> <td>VGA</td> <td>Cursor A is popup</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Hi-Res	Cursor A is hi-res	All	1b	VGA	Cursor A is popup	All
Value	Name	Description	Project										
0b	Hi-Res	Cursor A is hi-res	All										
1b	VGA	Cursor A is popup	All										
26	<p>Cursor_Gamma_Enabled Project: All Default Value: 0b</p> <p>This bit only has an effect when using the cursor in a non-VGA mode. In VGA pop-up operation, the cursor data will always bypass the gamma (palette) unit.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Bypass</td> <td>Cursor pixel data bypasses gamma correction or palette</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Gamma</td> <td>Cursor pixel data is gamma to be corrected in the pipe</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Bypass	Cursor pixel data bypasses gamma correction or palette	All	1b	Gamma	Cursor pixel data is gamma to be corrected in the pipe	All
Value	Name	Description	Project										
0b	Bypass	Cursor pixel data bypasses gamma correction or palette	All										
1b	Gamma	Cursor pixel data is gamma to be corrected in the pipe	All										
25	Reserved Project: All Format:												



CURACNTR—Cursor A Control Register

24	<p>Pipe_Color_Space_Conversion_Enable</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This bit enables pipe color space conversion for the cursor pixel data. CSC mode in the pipe CSC registers must be set to match the format of the cursor pixel data.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Bypass</td> <td>Cursor pixel data bypasses the pipe color space conversion logic</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Pass</td> <td>Cursor pixel data passes through the pipe color space conversion logic</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Bypass	Cursor pixel data bypasses the pipe color space conversion logic	All	1b	Pass	Cursor pixel data passes through the pipe color space conversion logic	All
Value	Name	Description	Project										
0b	Bypass	Cursor pixel data bypasses the pipe color space conversion logic	All										
1b	Pass	Cursor pixel data passes through the pipe color space conversion logic	All										
23:16	<p>Reserved Project: All Format:</p>												
15	<p>180°_Rotation</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This mode causes the cursor to be rotated 180°. Only 32 bits per pixel cursors can be rotated. This field must be zero when the cursor format is 2 bits per pixel.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>None</td> <td>No rotation</td> <td>All</td> </tr> <tr> <td>1b</td> <td>180</td> <td>180° Rotation of 32 bit per pixel cursors</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	None	No rotation	All	1b	180	180° Rotation of 32 bit per pixel cursors	All
Value	Name	Description	Project										
0b	None	No rotation	All										
1b	180	180° Rotation of 32 bit per pixel cursors	All										
14	<p>Trickle_Feed_Enable</p> <p>Project: DevSNB</p> <p>Default Value: 0b</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> <td>Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>Trickle Feed Disabled - Data requests are sent in bursts</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Enable	Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer	All	1b	Disable	Trickle Feed Disabled - Data requests are sent in bursts	All
Value	Name	Description	Project										
0b	Enable	Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer	All										
1b	Disable	Trickle Feed Disabled - Data requests are sent in bursts	All										
13:6	<p>Reserved Project: All Format:</p>												
5	<p>Cursor_Mode_Select[5]</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Cursor Mode Select</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Bit 5</th> <th style="width: 10%;">Bits 2:0</th> <th style="width: 80%;">Mode</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">000</td> <td>Cursor is disabled. This is the default after reset. When the cursor register value changes from enabled to disabled, the cursor will stop fetching data at the following VBLANK event. The cursor enable can be overridden by the pipe cursor disable bit. The value of these bits do not change when disabled by the pipe cursor disable bit.</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">001</td> <td>Reserved</td> </tr> </tbody> </table>	Bit 5	Bits 2:0	Mode	0	000	Cursor is disabled. This is the default after reset. When the cursor register value changes from enabled to disabled, the cursor will stop fetching data at the following VBLANK event. The cursor enable can be overridden by the pipe cursor disable bit. The value of these bits do not change when disabled by the pipe cursor disable bit.	0	001	Reserved			
Bit 5	Bits 2:0	Mode											
0	000	Cursor is disabled. This is the default after reset. When the cursor register value changes from enabled to disabled, the cursor will stop fetching data at the following VBLANK event. The cursor enable can be overridden by the pipe cursor disable bit. The value of these bits do not change when disabled by the pipe cursor disable bit.											
0	001	Reserved											



CURACNTR—Cursor A Control Register

0	010	128 x 128 32bpp AND/INVERT (not available for VGA use) See description off 64 x 64 32bpp AND/INVERT format for byte usage
0	011	256 x 256 32bpp AND/INVERT (not available for VGA use) See description off 64 x 64 32bpp AND/INVERT format for byte usage
0	100	64 x 64 2bpp Indexed 3-color and transparency mode
0	101	64 x 64 2bpp Indexed AND/XOR 2-plane mode
0	110	64 x 64 2bpp Indexed 4-color mode
0	111	64 x 64 32bpp AND/INVERT (not available for VGA use) For each pixel: Least significant three bytes provides cursor RGB 888 color information Most Significant Byte: All Ones: Opaque, show the cursor color All Zeros: Transparent (color must also equal zero) Other: Invert the underlying display pixel data (ignore the color)
1	000	Reserved
1	001	Reserved
1	010	128 x 128 32bpp ARGB (8:8:8:8 MSB-A:R:G:B) (not available for VGA use)
1	011	256 x 256 32bpp ARGB (8:8:8:8 MSB-A:R:G:B) (not available for VGA use)
1	100	64 x 64 32bpp AND/XOR (not available for VGA use) For each pixel: Least significant three bytes provides cursor RGB 888 color information Most Significant Byte: All Ones: Opaque, show the cursor color All Zeros: Transparent (color must also equal zero) Other: XOR the cursor color with the underlying display pixel data
1	101	128 x 128 32bpp AND/XOR (not available for VGA use) See description off 64 x 64 32bpp AND/XOR format for byte usage
1	110	256 x 256 32bpp AND/XOR (not available for VGA use) See description off 64 x 64 32bpp AND/XOR format for byte usage
1	111	64 x 64 32bpp ARGB (8:8:8:8 MSB-A:R:G:B) (not available for VGA use)
4:3	Reserved	Project: All Format:
2:0	Cursor_Mode_Select[2:0]	Project: All Default Value: 0b These three bits together with bit 5 select the mode for cursor as shown in the table described in bit 5.



4.6.2 CURABASE—Cursor A Base Address Register

CURABASE—Cursor A Base Address Register	
Register Type:	MMIO
Address Offset:	70084h-70087h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Writes to this register arm CURA registers	
<p>This register is only used when cursor A is in the hi-res mode. In VGA popup mode CURAVGAPOPUPBASE is used instead and this register <u>must not be written</u>. This register specifies the graphics memory address at which the cursor image data is located.</p>	
Bit	Description
31:12	<p>Cursor_Base_Address[31:12]</p> <p>Project: All</p> <p>Address: GraphicsAddress[31:12]</p> <p>This field specifies bits 31:12 of the <u>graphics</u> address of the base of the cursor for hi-res mode. The <u>physical</u> address used for VGA popup cursor is in the CURAVGAPOPUPBASE register.</p> <p>The cursor surface address must be 4K byte aligned. The cursor must be in linear memory, it cannot be tiled. When performing 180° rotation, this address does not change, hardware will internally offset to start from the last pixel of the last line of the cursor.</p>
11:0	<p>Reserved Project: All Format:</p>



4.6.3 CURAPOS—Cursor A Position Register

CURAPOS—Cursor A Position Register	
Register Type:	MMIO
Address Offset:	70088h-7008Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
<p>This register specifies the screen position of the cursor. The origin of the cursor position is always the upper left corner of the active image for the display pipe that the cursor is assigned.</p>	
Bit	Description
31	<p>Cursor_Y-Position_Sign_Bit Project: All</p> <p>This bit provides the sign bit of a signed 13-bit value that specifies the horizontal position of cursor. For normal high resolution display modes, the cursor must have at least a single pixel positioned over the active screen. For use as a VGA Popup, the entire cursor must be positioned over the active area of the VGA image.</p>
30:28	<p>Reserved Project: All Format: MBZ</p>
27:16	<p>Cursor_Y-Position_Magnitude_Bits Project: All</p> <p>This register provides the magnitude bits of a signed 12-bit value that specifies the vertical position of cursor. The sign bit of this value is provided by bit 31 of this register. For use as a VGA Popup, the entire cursor must be positioned over the active area of the VGA image. Enabling the border in VGA (VGA Border Enable bit in the VGA Config register) includes the border in what is considered the “active area”.</p> <p>When performing 180° rotation, this field specifies the vertical position of the lower right corner relative to the end of the active video area in the unrotated orientation</p>
15	<p>Cursor_X-Position_Sign_Bit Project: All</p> <p>This bit provides the sign bit of a signed 13-bit value that specifies the horizontal position of cursor. For normal high resolution display modes, the cursor must have at least a single pixel positioned over the active screen. For use as a VGA Popup, the entire cursor must be positioned over the active area of the VGA image. Enabling the border in VGA (VGA Border Enable bit in the VGA Config register) includes the border in what is considered the “active area”.</p>
14:12	<p>Reserved Project: All Format: MBZ</p>
11:0	<p>Cursor_X-Position_Magnitude_Bits Project: All</p> <p>These 12 bits provide the signed 13-bit value that specifies the horizontal position of cursor. The sign bit is provided by bit 15 of this register.</p> <p>When performing 180° rotation, this field specifies the horizontal position of the lower right corner relative to the end of the active video area in the unrotated orientation.</p>



4.6.4 CURAVGAPOPUPBASE—Cursor A VGA Popup Base Address Register

CURAVGAPOPUPBASE—Cursor A VGA Popup Base Address Register	
Register Type:	MMIO
Address Offset:	7008Ch-7008Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Writes to this register arm CURA registers	
<p>This register is only used when cursor A is in the VGA popup mode. In hi-res mode CURABASE is used instead and this register <u>must not be written</u>. This register specifies the physical memory address at which the cursor image data is located.</p>	
Bit	Description
31:12	<p>Cursor_VGA_Popup_Base_Address[31:12]</p> <p>Project: All</p> <p>Address: PhysicalAddress[31:12]</p> <p>This field specifies bits 31:12 of the <u>physical</u> address of the base of the cursor for VGA popup mode. The <u>graphics</u> address used for hi-res cursor is in the CURABASE register.</p> <p>The cursor surface address must be 4K byte aligned. The cursor must be in linear memory, it cannot be tiled.</p>
11:7	<p>Reserved Project: All Format:</p>
6:0	<p>Cursor_VGA_Popup_Base_Address_MSBs[38:32]</p> <p>Project: All</p> <p>Address: PhysicalAddress[38:32]</p> <p>This field specifies bits 38:32 of the <u>physical</u> address of the base of the cursor for VGA popup mode. See restrictions in Cursor VGA Popup Base Address field.</p>



4.6.5 CURAPALET—Cursor A Palette registers

Cursor Palette Format			
Project:		All	
Bit	Description		
31:24	Reserved	Project: All	Format: MBZ
23:16	Red_or_Y_Value	Project: All	Format: These registers specify the cursor palette. RGB data is full range unsigned numbers. YUV data will be unsigned for the Y and excess 128 notation for the UV values. The data can be pre-gamma corrected and bypass the gamma correction logic or passed through the gamma corrector.
15:8	Green_or_U_Value	Project: All	Format:
7:0	Blue_or_V_Value	Project: All	Format:

CURAPALET—Cursor A Palette registers																							
Register Type:	MMIO																						
Address Offset:	70090h-7009Fh																						
Project:	All																						
Default Value:	00000000h																						
Access:	R/W																						
Size (in bits):	4x32																						
Double Buffer Update Point:	Start of vertical blank or pipe disabled																						
<p>The cursor palette provides color information when using one of the indexed modes. The two-bit index selects one of the four colors or two of the colors when in the AND/XOR cursor mode. The cursor palette provides color information when using one of the indexed modes. The two-bit index selects one of the four colors or two of the colors when in the AND/XOR cursor mode.</p> <p>The table below describes the palette usage for different cursor modes and indexes.</p> <table border="1" data-bbox="380 1360 1170 1633"> <thead> <tr> <th>Index</th> <th>2 color</th> <th>3color</th> <th>4color</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>palette 0</td> <td>palette 0</td> <td>palette 0</td> </tr> <tr> <td>01</td> <td>palette 1</td> <td>palette 1</td> <td>palette 1</td> </tr> <tr> <td>10</td> <td>transparent</td> <td>transparent</td> <td>palette 2</td> </tr> <tr> <td>11</td> <td>invert destination (palette 3 all 1s)</td> <td>palette 3</td> <td>palette 3</td> </tr> </tbody> </table> <p>Palette 3 must be programmed with all 1s for invert destination.</p>				Index	2 color	3color	4color	00	palette 0	palette 0	palette 0	01	palette 1	palette 1	palette 1	10	transparent	transparent	palette 2	11	invert destination (palette 3 all 1s)	palette 3	palette 3
Index	2 color	3color	4color																				
00	palette 0	palette 0	palette 0																				
01	palette 1	palette 1	palette 1																				
10	transparent	transparent	palette 2																				
11	invert destination (palette 3 all 1s)	palette 3	palette 3																				
DWord	Bit	Description																					
0	31:0	CURAPALET0	Project: All Format: Cursor Palette Format																				
1	31:0	CURAPALET1	Project: All Format: Cursor Palette Format																				



CURAPALET—Cursor A Palette registers					
2	31:0	CURAPALET2	Project:	All	Format: Cursor Palette Format
3	31:0	CURAPALET3	Project:	All	Format: Cursor Palette Format

4.6.6 CURASURFLIVE—Cursor A Live Surface Base Address

CURASURFLIVE—Cursor A Live Surface Base Address	
Register Type:	MMIO
Address Offset:	700ACh-700AFh
Project:	All
Default Value:	00000000h
Access:	Read Only
Size (in bits):	32
Bit	Description
31:0	Cursor_A_Live_Surface_Base_Address Project: All Format: This gives the live value of the surface base address as being currently used for the plane.

4.7 Cursor B Plane Control Registers

The CURBCNTR active register will be updated on the vertical blank or when pipe is disabled, after the CURBBASE trigger register is written, or when cursor B is not yet enabled – thus providing an atomic update of the cursor B control and base address registers.



4.7.1 CURBCNTR—Cursor B Control Register

CURBCNTR—Cursor B Control Register			
Register Type:	MMIO		
Address Offset:	700C0h-700C3h		
Project:	All		
Default Value:	00000000h		
Access:	R/W		
Size (in bits):	32		
Double Buffer Update Point:	Start of vertical blank or pipe disabled or cursor disabled, after armed		
Double Buffer Armed By:	Write to CURBBASE		
Cursor B is connected to pipe B only.			
Bit	Description		
31:27	Reserved	Project: All	Format: MBZ
26	Cursor_Gamma_Enable Project: All Default Value: 0b		
	Value	Name	Description
	0b	Bypass	Cursor pixel data bypasses gamma correction
	1b	Corrected	Cursor pixel data is gamma to be corrected
25	Reserved	Project: All	Format:
24	Pipe_Color_Space_Conversion_Enable Project: All Default Value: 0b This bit enables pipe color space conversion for the cursor pixel data. CSC mode in the pipe CSC registers must be set to match the format of the cursor pixel data		
	Value	Name	Description
	0b	Bypass	Cursor pixel data bypasses the pipe color space conversion logic
	1b	pass	Cursor pixel data passes through the pipe color space conversion logic.
23:16	Reserved	Project: All	Format:
15	180°_Rotation Project: All Default Value: 0b This mode causes the cursor to be rotated 180°. Only 32 bits per pixel cursors can be rotated. This field must be zero when the cursor format is 2 bits per pixel.		
	Value	Name	Description
	0b	None	No rotation
	1b	180	180° Rotation of 32 bit per pixel cursors



CURBCNTR—Cursor B Control Register													
14	<p>Trickle_Feed_Enable Project: DevSNB Default Value: 0b</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> <td>Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer.</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>Trickle Feed Disabled - Data requests are sent in bursts.</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Enable	Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer.	All	1b	Disable	Trickle Feed Disabled - Data requests are sent in bursts.	All
Value	Name	Description	Project										
0b	Enable	Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer.	All										
1b	Disable	Trickle Feed Disabled - Data requests are sent in bursts.	All										
13:6	<p>Reserved Project: All Format: MBZ</p>												
5	<p>Cursor_Mode_Select Project: All Format: Cursor Mode Select Defined in CURACNTR—Cursor A Control Register Bit 5.</p>												
4:3	<p>Reserved Project: All Format:</p>												
2:0	<p>Cursor_Mode_Select Project: All Format: These three bits together with bit 5 select the mode for cursor as shown in CURACNTR—Cursor A Control Register Bit 5.</p>												

4.7.2 CURBBASE—Cursor B Base Address Register

CURBBASE—Cursor B Base Address Register	
Register Type:	MMIO
Address Offset:	700C4h-700C7h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Writes to this register arm CURB registers	
This register specifies the graphics memory address at which the cursor image data is located.	
Bit	Description
31:12	<p>Cursor_Base_Address[31:12] Project: All Address: GraphicsAddress[31:12]</p> <p>This register specifies the graphics address of the cursor. It also acts as a trigger event to force the update of active registers on the next display event.</p> <p>The cursor surface address must be 4K byte aligned. The cursor must be in linear memory, it cannot be tiled. When performing 180° rotation, this address does not change, hardware will internally offset to start from the last pixel of the last line of the cursor.</p>
11:0	<p>Reserved Project: All Format: MBZ</p>



4.7.3 CURBPOS—Cursor B Position Register

CURBPOS—Cursor B Position Register	
Register Type:	MMIO
Address Offset:	700C8h-700CBh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
<p>This register specifies the screen position of the cursor. The origin of the cursor position is always the upper left corner of the active image for the display pipe that the cursor is assigned.</p>	
Bit	Description
31	<p>Cursor_Y-Position_Sign_Bit Project: All</p> <p>This bit provides the sign bit of a signed 13-bit value that specifies the horizontal position of cursor. For normal high resolution display modes, the cursor must have at least a single pixel positioned over the active screen.</p>
30:28	<p>Reserved Project: All Format: MBZ</p>
27:16	<p>Cursor_Y-Position_Magnitude_Bits Project: All</p> <p>This register provides the magnitude bits of a signed 13-bit value that specifies the vertical position of cursor. The sign bit of this value is provided by bit 31 of this register.</p> <p>When performing 180° rotation, this field specifies the vertical position of the lower right corner relative to the end of the active video area in the unrotated orientation.</p>
15	<p>Cursor_X-Position_Sign_Bit Project: All</p> <p>This bit provides the sign bit of a signed 13-bit value that specifies the horizontal position of cursor. For normal high resolution display modes, the cursor must have at least a single pixel positioned over the active screen.</p>
14:12	<p>Reserved Project: All Format: MBZ</p>
11:0	<p>Cursor_X-Position_Magnitude_Bits Project: All</p> <p>These 12 bits provide the signed 13-bit value that specifies the horizontal position of cursor. The sign bit is provided by bit 15 of this register.</p> <p>When performing 180° rotation, this field specifies the vertical position of the lower right corner relative to the end of the active video area in the unrotated orientation.</p>



4.7.4 CURBPALET—Cursor B Palette registers

CURBPALET—Cursor B Palette registers			
Register Type:	MMIO		
Address Offset:	700D0h-700DFh		
Project:	All		
Default Value:	00000000h		
Access:	R/W		
Size (in bits):	4x32		
Double Buffer Update Point:	Start of vertical blank or pipe disabled		
<p>The cursor palette provides color information when using one of the indexed modes. The two-bit index selects one of the four colors or two of the colors when in the AND/XOR cursor mode. The cursor palette provides color information when using one of the indexed modes. The two-bit index selects one of the four colors or two of the colors when in the AND/XOR cursor mode. See Cursor A palette usage table.</p>			
DWord	Bit	Description	
0	31:0	CURBPALET0	Project: All Format: Cursor Palette Format
1	31:0	CURBPALET1	Project: All Format: Cursor Palette Format
2	31:0	CURBPALET2	Project: All Format: Cursor Palette Format
3	31:0	CURBPALET3	Project: All Format: Cursor Palette Format

4.7.5 CURBSURFLIVE—Cursor B Live Surface Base Address Register

CURBSURFLIVE—Cursor B Live Surface Base Address Register	
Register Type:	MMIO
Address Offset:	700ECh-700Efh
Project:	All
Default Value:	00000000h
Access:	Read Only
Size (in bits):	32
Bit	Description
31:0	<p>Cursor_Live_Surface_Base_Address Project: All Format:</p> <p>This gives the live value of the surface base address as being currently used for the plane.</p>



4.8 Primary A Plane Control

The DSPACNTR and DSPASTRIDE active registers will be updated on the vertical blank or when pipe is disabled, after the DSPASURF trigger register is written, or when the primary A is not yet enabled – thus providing an atomic update of the primary A control, stride, and base address registers.

4.8.1.1 DSPACNTR—Primary A Control Register

DSPACNTR—Primary A Control Register													
Register Type:	MMIO												
Address Offset:	70180h-70183h												
Project:	All												
Default Value:	00000000h												
Access:	R/W												
Size (in bits):	32												
Double Buffer Update Point:	Start of vertical blank or pipe disabled or primary disabled, after armed												
Double Buffer Armed By:	Write to DSPASURF												
Primary A Plane is connected to pipe A only.													
Bit	Description												
31	<p>Primary_Plane_Enable Project: All Format: Enable</p> <p>When this bit is set, the primary plane will generate pixels for display. When set to zero, primary plane memory fetches cease and plane output is transparent. The display pipe must be enabled to enable the plane. When in Self Refresh Big FIFO mode, write to this register to enable the plane will be internally buffered and delayed while Big FIFO mode is exiting.</p>												
30	<p>Gamma_Enable</p> <p>Project: All Default Value: 0b</p> <p>This bit should only be changed after the plane has been disabled. It controls the bypassing of the display pipe gamma unit for the plane pixel data. For 8-bit indexed display data, this bit should be set to a one.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Bypass</td> <td>Plane pixel data bypasses the display pipe gamma correction logic</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Correct</td> <td>Plane pixel data is gamma corrected in the display pipe gamma correction logic.</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Bypass	Plane pixel data bypasses the display pipe gamma correction logic	All	1b	Correct	Plane pixel data is gamma corrected in the display pipe gamma correction logic.	All
Value	Name	Description	Project										
0b	Bypass	Plane pixel data bypasses the display pipe gamma correction logic	All										
1b	Correct	Plane pixel data is gamma corrected in the display pipe gamma correction logic.	All										



DSPACNTR—Primary A Control Register

29:26	Source_Pixel_Format	Project: All	Default Value: 0b	<p>These bits should only be changed after the plane has been disabled. Pixel format of 8-bit indexed uses the pipe palette. Before entering the blender, each source format is converted to 12 bits per pixel.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 40%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td>0010b</td> <td>8bpp</td> <td>8-bpp Indexed</td> <td>All</td> </tr> <tr> <td>0101b</td> <td>16-bit BGRX (5:6:5 MSB-R:G:B)</td> <td>pixel format (XGA compatible).</td> <td>All</td> </tr> <tr> <td>0110b</td> <td>32-bit BGRX (8:8:8:8 MSB-X:R:G:B)</td> <td>pixel format. Ignore alpha</td> <td>All</td> </tr> <tr> <td>1000b</td> <td>32-bit RGBX (2:10:10:10 MSB-X:B:G:R)</td> <td>pixel format. Ignore alpha</td> <td>All</td> </tr> <tr> <td>1010b</td> <td>32-bit BGRX (2:10:10:10 MSB-X:R:G:B)</td> <td>pixel format. Ignore alpha</td> <td>All</td> </tr> <tr> <td>1100b</td> <td>64-bit RGBX Floating Point(16:16:16:16 MSB-X:B:G:R) Use of 64bpp format will limit the maximum dot clock to 80% of cdclk</td> <td>pixel format. Ignore alpha</td> <td>All</td> </tr> <tr> <td>1110b</td> <td>32-bit RGBX (8:8:8:8 MSB-X:B:G:R)</td> <td>pixel format. Ignore alpha</td> <td>All</td> </tr> <tr> <td>others</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0010b	8bpp	8-bpp Indexed	All	0101b	16-bit BGRX (5:6:5 MSB-R:G:B)	pixel format (XGA compatible).	All	0110b	32-bit BGRX (8:8:8:8 MSB-X:R:G:B)	pixel format. Ignore alpha	All	1000b	32-bit RGBX (2:10:10:10 MSB-X:B:G:R)	pixel format. Ignore alpha	All	1010b	32-bit BGRX (2:10:10:10 MSB-X:R:G:B)	pixel format. Ignore alpha	All	1100b	64-bit RGBX Floating Point(16:16:16:16 MSB-X:B:G:R) Use of 64bpp format will limit the maximum dot clock to 80% of cdclk	pixel format. Ignore alpha	All	1110b	32-bit RGBX (8:8:8:8 MSB-X:B:G:R)	pixel format. Ignore alpha	All	others	Reserved	Reserved	All
Value	Name	Description	Project																																					
0010b	8bpp	8-bpp Indexed	All																																					
0101b	16-bit BGRX (5:6:5 MSB-R:G:B)	pixel format (XGA compatible).	All																																					
0110b	32-bit BGRX (8:8:8:8 MSB-X:R:G:B)	pixel format. Ignore alpha	All																																					
1000b	32-bit RGBX (2:10:10:10 MSB-X:B:G:R)	pixel format. Ignore alpha	All																																					
1010b	32-bit BGRX (2:10:10:10 MSB-X:R:G:B)	pixel format. Ignore alpha	All																																					
1100b	64-bit RGBX Floating Point(16:16:16:16 MSB-X:B:G:R) Use of 64bpp format will limit the maximum dot clock to 80% of cdclk	pixel format. Ignore alpha	All																																					
1110b	32-bit RGBX (8:8:8:8 MSB-X:B:G:R)	pixel format. Ignore alpha	All																																					
others	Reserved	Reserved	All																																					
25	Reserved	Project: DevSNB	Format:																																					
24	Pipe_Color_Space_Conversion_Enable	Project: All	Default Value: 0b	<p>This bit enables pipe color space conversion for the plane pixel data. CSC mode in the pipe CSC registers must be set to match the format of the plane pixel data.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 50%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Bypass</td> <td>Plane pixel data bypasses the pipe color space conversion logic</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Pass</td> <td>Plane pixel data passes through the pipe color space conversion logic.</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Bypass	Plane pixel data bypasses the pipe color space conversion logic	All	1b	Pass	Plane pixel data passes through the pipe color space conversion logic.	All																								
Value	Name	Description	Project																																					
0b	Bypass	Plane pixel data bypasses the pipe color space conversion logic	All																																					
1b	Pass	Plane pixel data passes through the pipe color space conversion logic.	All																																					
23:16	Reserved	Project: All	Format:																																					
15	180°_Display_Rotation	Project: All	Default Value: 0b	<p>This mode causes the plane to be rotated 180°. In addition to setting this bit, software must also set the surface address offset to the lower right corner of the unrotated image.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 50%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>None</td> <td>No rotation</td> <td>All</td> </tr> <tr> <td>1b</td> <td>180</td> <td>180° rotation</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	None	No rotation	All	1b	180	180° rotation	All																								
Value	Name	Description	Project																																					
0b	None	No rotation	All																																					
1b	180	180° rotation	All																																					



DSPACNTR—Primary A Control Register			
14	Trickle_Feed_Enable Project: All Default Value: 0b This bit must always be programmed to '1'.		
	Value	Name	Description
	0b	Enable	Trickle Feed Enabled - Plane data requests are sent whenever there is space in the Display Data Buffer.
	1b	Disable	Trickle Feed Disabled - Plane data requests are sent in bursts
12:11	Reserved Project: All Format:		
10	Tiled_Surface Project: All Default Value: 0b This bit indicates that the plane surface data is in tiled memory. Only X tiling is supported for display surfaces. When this bit is set, it affects the hardware interpretation of the DSPATILEOFF, DSPALINOFF, and DSPASURF registers.		
	Value	Name	Description
	0b	Linear	Plane uses linear memory
	1b	X-tiled	Plane uses X-tiled memory
9	Asynchronous_Surface_Address_Update_Enable Project: All Default Value: 0b This bit will enable asynchronous updates of the surface address when written by MMIO. The surface address will change with the next TLB request or when start of vertical blank is reached. Updates during vertical blank may not complete until after the first few active lines are displayed. Restrictions: <ul style="list-style-type: none"> - No command streamer initiated surface address updates to this plane are allowed when this bit is enabled. - Wait for flip done indication in pipe status register before writing the surface address register again with this bit set. 		
	Value	Name	Description
	0b	Sync	Surface Address MMIO writes will update synchronous to start of vertical blank
	1b	Async	Surface Address MMIO writes will update asynchronously
8:0	Reserved Project: All Format: MBZ		

Primary Plane Source Pixel Format Mapping of Bits to Colors:



Note: For 64-bit Floating Point format, each of the 16 bit color components is 1:5:10 MSB-sign:exponent:fraction

PRIMARY RGB	Ignored	Red	Green	Blue
16-bit BGRX 5:6:5	N/A	15:11	10:5	4:0
32-bit BGRX 8:8:8	31:24	23:16	15:8	7:0
32-bit RGBX 10:10:10	31:30	9:0	19:10	29:20
32-bit BGRX 10:10:10	31:30	29:20	19:10	9:0
64-bit RGBX Float 16:16:16	63:48	15:0	31:16	47:32
32-bit RGBX 8:8:8	31:24	7:0	15:8	23:16

4.8.2 DSPALINOFF—Primary A Linear Offset Register

DSPALINOFF—Primary A Linear Offset Register	
Register Type:	MMIO
Address Offset:	70184h-70187h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Bit	Description
31:0	<p>Primary_Linear_Offset Project: All Format:</p> <p>This register provides the linear panning byte offset into the primary plane. This value is added to the surface address to get the address of the first pixel to be displayed. This offset must be at least pixel aligned. When performing 180° rotation, the unpanned offset must be the difference between the last pixel of the last line of the display data in its unrotated orientation and the display surface address. When the surface is tiled, the contents of this register are ignored.</p>



4.8.3 DSPASTRIDE—Primary A Stride Register

DSPASTRIDE—Primary A Stride Register	
Register Type:	MMIO
Address Offset:	70188h-7018Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled or primary disabled, after armed
Double Buffer Armed By:	Write to DSPASURF
Bit	Description
31:16	Reserved Project: All Format:
15:6	Primary_Stride Project: All Format: This is the stride for the primary plane in bytes. When using linear memory, this must be 64 byte aligned. When using tiled memory, this must be 512 byte aligned. This value is used to determine the line to line increment for the display. This register is updated through either a command packet passed through the command stream or writes to this register. The stride is limited to a maximum of 32K bytes for both linear and tiled memory.
5:0	Reserved Project: All Format:

4.8.4 DSPASURF—Primary A Surface Base Address Register

DSPASURF—Primary A Surface Base Address Register	
Register Type:	MMIO
Address Offset:	7019Ch-7019Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Writes to this register arm DSPA registers	



DSPASURF—Primary A Surface Base Address Register	
Bit	Description
31:12	<p>Primary_Surface_Base_Address</p> <p>Project: All</p> <p>Address: GraphicsAddress[31:12]</p> <p>This address specifies the surface base address. When the surface is tiled, panning is specified using (x, y) offsets in the DSPATILEOFF register. When the surface is in linear memory, panning is specified using a linear offset in the DSPALINOFF register.</p> <p>This address must be 4K aligned. When performing asynchronous flips and the display surface is in tiled memory, this address must be 256K aligned. This register can be written directly through software or by command packets in the command stream. It represents an offset from the graphics memory aperture base and is mapped to physical pages through the global GTT.</p>
11:3	<p>Reserved Project: All Format:</p>
2	Reserved
0	<p>Reserved Project: All Format: MBZ</p>

4.8.5 DSPATILEOFF—Primary A Tiled Offset Register

DSPATILEOFF—Primary A Tiled Offset Register	
Register Type:	MMIO
Address Offset:	701A4h-701A7h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
<p>This register specifies the panning for the display surface. The surface base address is specified in the DSPASURF register, and this register is used to describe an offset from that base address. When the surface is in linear memory, the offset is specified in the DSPALINOFF register and the contents of this register are ignored. When the surface is tiled, the start position is specified in this register as an (x, y) offset from the beginning of the surface.</p>	
Bit	Description
31:28	<p>Reserved Project: All Format: MBZ</p>
27:16	<p>Primary_Start_Y-Position Project: All Format:</p> <p>These 12 bits specify the vertical position in lines of the beginning of the active display plane relative to the display surface. When performing 180° rotation, this field specifies the vertical position of the lower right corner relative to the start of the active display plane in the unrotated orientation.</p>
15:12	<p>Reserved Project: All Format: MBZ</p>



DSPATILEOFF—Primary A Tiled Offset Register	
11:0	Primary_Start_X-Position Project: All Format: These 12 bits specify the horizontal offset in pixels of the beginning of the active display plane relative to the display surface. When performing 180° rotation, this field specifies the horizontal position of the lower right corner relative to the start of the active display plane in the unrotated orientation.

4.8.6 DSPASURFLIVE—Primary A Live Surface Base Address

DSPASURFLIVE—Primary A Live Surface Base Address	
Register Type:	MMIO
Address Offset:	701ACh-701AFh
Project:	All
Default Value:	00000000h
Access:	Read Only
Size (in bits):	32
Trusted Type:	1
Bit	Description
31:0	Primary_Live_Surface_Base_Address Project: All Address: GraphicsAddress[31:0] This gives the live value of the surface base address as being currently used for the plane.



4.9 Primary B Plane Control

The DSPBCNTR and DSPBSTRIDE active registers will be updated on the vertical blank or when pipe is disabled, after the DSPBSURF trigger register is written, or when the primary B is not yet enabled – thus providing an atomic update of the primary B control, stride, and base address registers.

4.9.1 DSPBCNTR—Primary B Control Register

DSPBCNTR—Primary B Control Register			
Register Type:	MMIO		
Address Offset:	71180h-71183h		
Project:	All		
Default Value:	00000000h		
Access:	R/W		
Size (in bits):	32		
Double Buffer Update Point:	Start of vertical blank or pipe disabled or primary disabled, after armed		
Double Buffer Armed By:	Write to DSPBSURF		
Primary B Plane is connected to pipe B only			
Bit	Description		
31	Primary_Plane_Enable Project: All Format: Enable When this bit is set, the primary plane will generate pixels for display. When set to zero, primary plane memory fetches cease and plane output is transparent. The display pipe must be enabled to enable the plane. When in Self Refresh Big FIFO mode, write to this register to enable the plane will be internally buffered and delayed while Big FIFO mode is exiting.		
30	Gamma_Enable Project: All Default Value: 0b This bit should only be changed after the plane has been disabled. It controls the bypassing of the display pipe gamma unit for the plane pixel data. For 8-bit indexed display data, this bit should be set to a one.		
	Value	Name	Description
	0b	Bypass	Plane pixel data bypasses the display pipe gamma correction logic
	1b	Correct	Plane pixel data is gamma corrected in the display pipe gamma correction logic.
		Project	All



DSPBCNTR—Primary B Control Register

29:26	Source_Pixel_Format	Project: All	Default Value: 0b	<p>These bits should only be changed after the plane has been disabled. Pixel format of 8-bit indexed uses the pipe palette. Before entering the blender, each source format is converted to 12 bits per pixel.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 40%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td>0010b</td> <td>8bpp</td> <td>8-bpp Indexed</td> <td>All</td> </tr> <tr> <td>0101b</td> <td>16-bit BGRX (5:6:5 MSB-R:G:B)</td> <td>pixel format (XGA compatible).</td> <td>All</td> </tr> <tr> <td>0110b</td> <td>32-bit BGRX (8:8:8:8 MSB-X:R:G:B)</td> <td>pixel format. Ignore alpha</td> <td>All</td> </tr> <tr> <td>1000b</td> <td>32-bit RGBX (2:10:10:10 MSB-X:B:G:R)</td> <td>pixel format. Ignore alpha</td> <td>All</td> </tr> <tr> <td>1010b</td> <td>32-bit BGRX (2:10:10:10 MSB-X:R:G:B)</td> <td>pixel format. Ignore alpha</td> <td>All</td> </tr> <tr> <td>1100b</td> <td>64-bit RGBX Floating Point(16:16:16:16 MSB-X:B:G:R) Use of 64bpp format will limit the maximum dot clock to 80% of cdclk.</td> <td>pixel format. Ignore alpha</td> <td>All</td> </tr> <tr> <td>1110b</td> <td>32-bit RGBX (8:8:8:8 MSB-X:B:G:R)</td> <td>pixel format. Ignore alpha</td> <td>All</td> </tr> <tr> <td>others</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0010b	8bpp	8-bpp Indexed	All	0101b	16-bit BGRX (5:6:5 MSB-R:G:B)	pixel format (XGA compatible).	All	0110b	32-bit BGRX (8:8:8:8 MSB-X:R:G:B)	pixel format. Ignore alpha	All	1000b	32-bit RGBX (2:10:10:10 MSB-X:B:G:R)	pixel format. Ignore alpha	All	1010b	32-bit BGRX (2:10:10:10 MSB-X:R:G:B)	pixel format. Ignore alpha	All	1100b	64-bit RGBX Floating Point(16:16:16:16 MSB-X:B:G:R) Use of 64bpp format will limit the maximum dot clock to 80% of cdclk.	pixel format. Ignore alpha	All	1110b	32-bit RGBX (8:8:8:8 MSB-X:B:G:R)	pixel format. Ignore alpha	All	others	Reserved	Reserved	All
Value	Name	Description	Project																																					
0010b	8bpp	8-bpp Indexed	All																																					
0101b	16-bit BGRX (5:6:5 MSB-R:G:B)	pixel format (XGA compatible).	All																																					
0110b	32-bit BGRX (8:8:8:8 MSB-X:R:G:B)	pixel format. Ignore alpha	All																																					
1000b	32-bit RGBX (2:10:10:10 MSB-X:B:G:R)	pixel format. Ignore alpha	All																																					
1010b	32-bit BGRX (2:10:10:10 MSB-X:R:G:B)	pixel format. Ignore alpha	All																																					
1100b	64-bit RGBX Floating Point(16:16:16:16 MSB-X:B:G:R) Use of 64bpp format will limit the maximum dot clock to 80% of cdclk.	pixel format. Ignore alpha	All																																					
1110b	32-bit RGBX (8:8:8:8 MSB-X:B:G:R)	pixel format. Ignore alpha	All																																					
others	Reserved	Reserved	All																																					
25	Reserved	Project: DevSNB																																						
24	Pipe_Color_Space_Conversion_Enable	Project: All	Default Value: 0b	<p>This bit enables pipe color space conversion for the plane pixel data. CSC mode in the pipe CSC registers must be set to match the format of the plane pixel data.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 50%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Bypass</td> <td>Plane pixel data bypasses the pipe color space conversion logic</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Pass</td> <td>Plane pixel data passes through the pipe color space conversion logic.</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Bypass	Plane pixel data bypasses the pipe color space conversion logic	All	1b	Pass	Plane pixel data passes through the pipe color space conversion logic.	All																								
Value	Name	Description	Project																																					
0b	Bypass	Plane pixel data bypasses the pipe color space conversion logic	All																																					
1b	Pass	Plane pixel data passes through the pipe color space conversion logic.	All																																					
23:16	Reserved	Project: All		Format:																																				
15	180°_Display_Rotation	Project: All	Default Value: 0b	<p>This mode causes the plane to be rotated 180°. In addition to setting this bit, software must also set the surface address offset to the lower right corner of the unrotated image.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 50%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>None</td> <td>No rotation</td> <td>All</td> </tr> <tr> <td>1b</td> <td>180</td> <td>180° rotation</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	None	No rotation	All	1b	180	180° rotation	All																								
Value	Name	Description	Project																																					
0b	None	No rotation	All																																					
1b	180	180° rotation	All																																					



DSPBCNTR—Primary B Control Register

14	<p>Trickle_Feed_Enable</p> <p>Project: All Default Value: 0b This bit must always be programmed to '1'.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: left;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Enable</td> <td>Trickle Feed Enabled - Plane data requests are sent whenever there is space in the Display Data Buffer.</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Disable</td> <td>Trickle Feed Disabled - Plane data requests are sent in bursts</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Enable	Trickle Feed Enabled - Plane data requests are sent whenever there is space in the Display Data Buffer.	All	1b	Disable	Trickle Feed Disabled - Plane data requests are sent in bursts	All
Value	Name	Description	Project										
0b	Enable	Trickle Feed Enabled - Plane data requests are sent whenever there is space in the Display Data Buffer.	All										
1b	Disable	Trickle Feed Disabled - Plane data requests are sent in bursts	All										
13	Reserved												
12:11	Reserved Project: All Format:												
10	<p>Tiled_Surface</p> <p>Project: All Default Value: 0b This bit indicates that the plane surface data is in tiled memory. Only X tiling is supported for display surfaces. When this bit is set, it affects the hardware interpretation of the DSPBTILEOFF, DSPBLINOFF, and DSPBSURF registers.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: left;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Linear</td> <td>Plane uses linear memory</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">X-tiled</td> <td>Plane uses X-tiled memory</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Linear	Plane uses linear memory	All	1b	X-tiled	Plane uses X-tiled memory	All
Value	Name	Description	Project										
0b	Linear	Plane uses linear memory	All										
1b	X-tiled	Plane uses X-tiled memory	All										
9	<p>Asynchronous_Surface_Address_Update_Enable</p> <p>Project: All Default Value: 0b This bit will enable asynchronous updates of the surface address when written by MMIO. The surface address will change with the next TLB request or when start of vertical blank is reached. Updates during vertical blank may not complete until after the first few active lines are displayed.</p> <p>Restrictions:</p> <ul style="list-style-type: none"> - No command streamer initiated surface address updates to this plane are allowed when this bit is enabled. - Wait for flip done indication in pipe status register before writing the surface address register again with this bit set. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: left;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Sync</td> <td>Surface Address MMIO writes will update synchronous to start of vertical blank</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Async</td> <td>Surface Address MMIO writes will update asynchronously</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Sync	Surface Address MMIO writes will update synchronous to start of vertical blank	All	1b	Async	Surface Address MMIO writes will update asynchronously	All
Value	Name	Description	Project										
0b	Sync	Surface Address MMIO writes will update synchronous to start of vertical blank	All										
1b	Async	Surface Address MMIO writes will update asynchronously	All										
8:0	Reserved Project: All Format: MBZ												



See DSPACNTR - Primary Plane Source Pixel Format Mapping of Bits to Colors

4.9.2 DSPBLINOFF—Primary B Linear Offset Register

DSPBLINOFF—Primary B Linear Offset Register	
Register Type:	MMIO
Address Offset:	71184h-71187h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Bit	Description
31:0	<p>Primary_Linear_Offset Project: All</p> <p>This register provides the linear panning byte offset into the primary plane. This value is added to the surface address to get the address of the first pixel to be displayed. This offset must be at least pixel aligned. When performing 180° rotation, the unpanned offset must be the difference between the last pixel of the last line of the display data in its unrotated orientation and the display surface address. When the surface is tiled, the contents of this register are ignored.</p>

4.9.3 DSPBSTRIDE—Primary B Stride Register

DSPBSTRIDE—Primary B Stride Register	
Register Type:	MMIO
Address Offset:	71188h-7118Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled or primary disabled, after armed
Double Buffer Armed By:	Write to DSPBSURF
Bit	Description
31:16	<p>Reserved Project: All Format: MBZ</p>
15:6	<p>Primary_Stride Project: All</p> <p>This is the stride for the primary plane in bytes. When using linear memory, this must be 64 byte aligned. When using tiled memory, this must be 512 byte aligned. This value is used to determine the line to line increment for the display. This register is updated through either a command packet passed through the command stream or writes to this register. The stride is limited to a maximum of 32K bytes for both linear and tiled memory.</p>
5:0	<p>Reserved Project: All Format: MBZ</p>



4.9.4 DSPBSURF—Primary B Surface Base Address Register

DSPBSURF—Primary B Surface Base Address Register	
Register Type:	MMIO
Address Offset:	7119Ch-7119Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Writes to this register arm DSPB registers	
Bit	Description
31:12	<p>Primary_Surface_Base_Address</p> <p>Project: All</p> <p>Address: GraphicsAddress[31:12]</p> <p>This address specifies the surface base address. When the surface is tiled, panning is specified using (x, y) offsets in the DSPBTILEOFF register. When the surface is in linear memory, panning is specified using a linear offset in the DSPBLINOFF register.</p> <p>This address must be 4K aligned. When performing asynchronous flips and the display surface is in tiled memory, this address must be 256K aligned. This register can be written directly through software or by command packets in the command stream. It represents an offset from the graphics memory aperture base and is mapped to physical pages through the global GTT.</p>
11:3	<p>Reserved Project: All Format:</p>
2	Reserved
0	<p>Reserved Project: All Format: MBZ</p>



4.9.5 DSPBTILEOFF—Primary B Tiled Offset Register

Address Offset:	711A4h
Default:	00000000h
Normal Access:	Read/Write
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Size:	32 bits

This register specifies the panning for the display surface. The surface base address is specified in the DSPBSURF register, and this register is used to describe an offset from that base address. When the surface is in linear memory, the offset is specified in the DSPBLINOFF register and the contents of this register are ignored. When the surface is tiled, the start position is specified in this register as an (x, y) offset from the beginning of the surface.

Bit	Descriptions
31:28	Reserved: Write as zero
27:16	Primary Start Y-Position: These 12 bits specify the vertical position in lines of the beginning of the active display plane relative to the display surface. When performing 180° rotation, this field specifies the vertical position of the lower right corner relative to the start of the active display plane in the unrotated orientation.
15:12	Reserved: Write as zero
11:0	Primary Start X-Position: These 12 bits specify the horizontal offset in pixels of the beginning of the active display plane relative to the display surface. When performing 180° rotation, this field specifies the horizontal position of the lower right corner relative to the start of the active display plane in the unrotated orientation.



4.9.6 DSPBSURFLIVE—Primary B Live Surface Base Address

DSPBSURFLIVE—Primary B Live Surface Base Address	
Register Type:	MMIO
Address Offset:	711ACh-711AFh
Project:	All
Default Value:	00000000h
Access:	Read Only
Size (in bits):	32
Bit	Description
31:0	<p>Primary_Live_Surface_Base_Address</p> <p>Project: All</p> <p>Address: GraphicsAddress[31:0]</p> <p>This gives the live value of the surface base address as being currently used for the plane.</p>

4.10 Video Sprite A Control

Two video sprites are provided for the display of video content. These sprite planes provide windowing and keying functions as well as gamma and color space conversion from YUV to RGB. Each sprite plane is attached to only one of the pipes, Video Sprite A to pipe A and Video Sprite B to pipe B. Apart from the pipe assignments, the functionality is identical.

The DVSACNTR, DVSASTRIDE, DVSAPOS, DVSA SIZE, and DVSA SCALE active registers will be updated on the vertical blank or when pipe is disabled, after the DVSA SURF trigger register is written, or when the sprite A is not yet enabled – thus providing an atomic update of the video sprite A control, stride, position, size, scale, and base address registers.



4.10.1 DVSA CNTR—Video Sprite A Control Register

DVSA CNTR—Video Sprite A Control Register													
Register Type:	MMIO												
Address Offset:	72180h-72183h												
Project:	All												
Default Value:	00000000h												
Access:	R/W												
Size (in bits):	32												
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed												
Double Buffer Armed By:	Write to DVSA SURF												
Video Sprite A Plane is connected to pipe A only.													
Bit	Description												
31	<p>Sprite_Enable Project: All Format: Enable</p> <p>When this bit is set, the sprite plane will generate pixels for display. When set to zero, sprite plane memory fetches cease and plane output is transparent. The display pipe must be enabled to enable the plane. When in Self Refresh Big FIFO mode, write to this register to enable the plane will be internally buffered and delayed while Big FIFO mode is exiting.</p>												
30	<p>Gamma_Enable</p> <p>Project: All Default Value: 0b</p> <p>There are two gamma adjustments possible in the video sprite data path. This bit controls the gamma correction in the display pipe not the gamma control in this plane. It affects only the pixel data from this display plane. Gamma correction logic that is contained in the video sprite is disabled by loading the default values into those registers.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Plane pixel data bypasses the display pipe gamma correction logic</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Plane pixel data is gamma corrected in the pipe gamma correction logic</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Plane pixel data bypasses the display pipe gamma correction logic	All	1b	Enable	Plane pixel data is gamma corrected in the pipe gamma correction logic	All
Value	Name	Description	Project										
0b	Disable	Plane pixel data bypasses the display pipe gamma correction logic	All										
1b	Enable	Plane pixel data is gamma corrected in the pipe gamma correction logic	All										
29	<p>Reserved Project: All Format: MBZ</p>												
28	<p>YUV_Bypass_Excess-512_Format_Conversion</p> <p>Project: All Default Value: 0b</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disable excess-512 conversion</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable excess-512 conversion</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Disable excess-512 conversion	All	1b	Enable	Enable excess-512 conversion	All
Value	Name	Description	Project										
0b	Disable	Disable excess-512 conversion	All										
1b	Enable	Enable excess-512 conversion	All										



DVSACNTR—Video Sprite A Control Register

27	<p>Range_Correction_Disable</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Setting this bit disables the YUV range correction logic. Normally the range compressed YUV is expanded to full range RGB, setting this bit will generate range compressed RGB. This bit should also be used if full range YUV source material is used. This bit has no effect on RGB source formats.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> <td>Range correction enabled</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>No range correction</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Enable	Range correction enabled	All	1b	Disable	No range correction	All												
Value	Name	Description	Project																						
0b	Enable	Range correction enabled	All																						
1b	Disable	No range correction	All																						
26:25	<p>Source_Pixel_Format</p> <p>Project: DevSNB</p> <p>Default Value: 0b</p> <p>This field selects the pixel format for the sprite. Before entering the blender, each source format is converted to 12 bits per pixel.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>YUV 4:2:2</td> <td>YUV 4:2:2 packed pixel format (byte order programmed separately)</td> <td>All</td> </tr> <tr> <td>01b</td> <td>RGB 32-bit 2:10:10:10</td> <td>RGB 32-bit 2:10:10:10 pixel format (color order programmed separately). Ignore alpha.</td> <td>All</td> </tr> <tr> <td>10b</td> <td>RGB 32-bit 8:8:8:8</td> <td>RGB 32-bit 8:8:8:8 pixel format (color order programmed separately). Ignore alpha.</td> <td>All</td> </tr> <tr> <td>11b</td> <td>RGB 64-bit 16:16:16:16</td> <td>RGB 64-bit 16:16:16:16 floating point pixel format (color order programmed separately). Ignore alpha.</td> <td>All</td> </tr> <tr> <td></td> <td>Use of 64bpp format will limit the maximum dot clock to 80% of cdclk.</td> <td></td> <td></td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	YUV 4:2:2	YUV 4:2:2 packed pixel format (byte order programmed separately)	All	01b	RGB 32-bit 2:10:10:10	RGB 32-bit 2:10:10:10 pixel format (color order programmed separately). Ignore alpha.	All	10b	RGB 32-bit 8:8:8:8	RGB 32-bit 8:8:8:8 pixel format (color order programmed separately). Ignore alpha.	All	11b	RGB 64-bit 16:16:16:16	RGB 64-bit 16:16:16:16 floating point pixel format (color order programmed separately). Ignore alpha.	All		Use of 64bpp format will limit the maximum dot clock to 80% of cdclk.		
Value	Name	Description	Project																						
00b	YUV 4:2:2	YUV 4:2:2 packed pixel format (byte order programmed separately)	All																						
01b	RGB 32-bit 2:10:10:10	RGB 32-bit 2:10:10:10 pixel format (color order programmed separately). Ignore alpha.	All																						
10b	RGB 32-bit 8:8:8:8	RGB 32-bit 8:8:8:8 pixel format (color order programmed separately). Ignore alpha.	All																						
11b	RGB 64-bit 16:16:16:16	RGB 64-bit 16:16:16:16 floating point pixel format (color order programmed separately). Ignore alpha.	All																						
	Use of 64bpp format will limit the maximum dot clock to 80% of cdclk.																								
24	<p>Pipe_Color_Space_Conversion_Enable</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This bit enables pipe color space conversion for the plane pixel data. This is separate from the color conversion logic within the sprite plane. CSC mode in the pipe CSC registers must be set to match the format of the plane pixel data after the color conversion logic within the sprite plane.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Plane pixel data bypasses the pipe color space conversion logic</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Plane pixel data passes through the pipe color space conversion logic</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Plane pixel data bypasses the pipe color space conversion logic	All	1b	Enable	Plane pixel data passes through the pipe color space conversion logic	All												
Value	Name	Description	Project																						
0b	Disable	Plane pixel data bypasses the pipe color space conversion logic	All																						
1b	Enable	Plane pixel data passes through the pipe color space conversion logic	All																						
23	<p>Reserved Project: All Format: MBZ</p>																								



DVSACNTR—Video Sprite A Control Register

22	Sprite_Source_Key_Enable Project: All Default Value: 0b This bit enables source color keying. Sprite pixel values that match (within range) the key will become transparent. Source key can not be enabled if destination key is enabled.												
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>Disable</td><td>Sprite source key is disabled</td><td>All</td></tr><tr><td>1b</td><td>Enable</td><td>Sprite source key is enabled</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	Disable	Sprite source key is disabled	All	1b	Enable	Sprite source key is enabled	All
Value	Name	Description	Project										
0b	Disable	Sprite source key is disabled	All										
1b	Enable	Sprite source key is enabled	All										
21	Reserved Project: DevSNB Format:												
20	RGB_Color_Order Project: DevSNB Default Value: 0b This field is used to select the color order when using RGB data formats. For other formats, this field is ignored.												
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>BGRX</td><td>BGRX (MSB-X:R:G:B)</td><td>All</td></tr><tr><td>1b</td><td>RGBX</td><td>RGBX (MSB-X:B:G:R)</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	BGRX	BGRX (MSB-X:R:G:B)	All	1b	RGBX	RGBX (MSB-X:B:G:R)	All
Value	Name	Description	Project										
0b	BGRX	BGRX (MSB-X:R:G:B)	All										
1b	RGBX	RGBX (MSB-X:B:G:R)	All										
20	Reserved Project: DevILK Format:												
19	Color_Conversion_Disabled Project: All Default Value: 0b This bit enables or disables the color conversion logic internal to the sprite. Color conversion is intended to be used with the formats that support YUV format. This bit is ignored when using RGB source formats.												
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0b</td><td>Enable</td><td>Pixel data is sent through the sprite color conversion logic (only applies to YUV formats)</td><td>All</td></tr><tr><td>1b</td><td>Disable</td><td>Pixel data is not sent through the sprite YUV->RGB color conversion logic.</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0b	Enable	Pixel data is sent through the sprite color conversion logic (only applies to YUV formats)	All	1b	Disable	Pixel data is not sent through the sprite YUV->RGB color conversion logic.	All
Value	Name	Description	Project										
0b	Enable	Pixel data is sent through the sprite color conversion logic (only applies to YUV formats)	All										
1b	Disable	Pixel data is not sent through the sprite YUV->RGB color conversion logic.	All										



DVSACNTR—Video Sprite A Control Register

18	<p>YUV_Format</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This bit specifies the source YUV format for the YUV to RGB color conversion operation. This field is ignored when source data is RGB.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">BT.601</td> <td>ITU-R Recommendation BT.601</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">BT.709</td> <td>ITU-R Recommendation BT.709</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	BT.601	ITU-R Recommendation BT.601	All	1b	BT.709	ITU-R Recommendation BT.709	All								
Value	Name	Description	Project																		
0b	BT.601	ITU-R Recommendation BT.601	All																		
1b	BT.709	ITU-R Recommendation BT.709	All																		
17:16	<p>YUV_Byte_Order</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This field is used to select the byte order when using YUV 4:2:2 data formats. For other formats, this field is ignored.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td style="text-align: center;">YUYV</td> <td>YUYV (8:8:8:8 MSB-V:Y₂:U:Y₁)</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">01b</td> <td style="text-align: center;">UYVY</td> <td>UYVY (8:8:8:8 MSB-Y₂:V:Y₁:U)</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">10b</td> <td style="text-align: center;">YVYU</td> <td>YVYU (8:8:8:8 MSB-U:Y₂:V:Y₁)</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">11b</td> <td style="text-align: center;">VYUY</td> <td>VYUY (8:8:8:8 MSB-Y₂:U:Y₁:V)</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	YUYV	YUYV (8:8:8:8 MSB-V:Y ₂ :U:Y ₁)	All	01b	UYVY	UYVY (8:8:8:8 MSB-Y ₂ :V:Y ₁ :U)	All	10b	YVYU	YVYU (8:8:8:8 MSB-U:Y ₂ :V:Y ₁)	All	11b	VYUY	VYUY (8:8:8:8 MSB-Y ₂ :U:Y ₁ :V)	All
Value	Name	Description	Project																		
00b	YUYV	YUYV (8:8:8:8 MSB-V:Y ₂ :U:Y ₁)	All																		
01b	UYVY	UYVY (8:8:8:8 MSB-Y ₂ :V:Y ₁ :U)	All																		
10b	YVYU	YVYU (8:8:8:8 MSB-U:Y ₂ :V:Y ₁)	All																		
11b	VYUY	VYUY (8:8:8:8 MSB-Y ₂ :U:Y ₁ :V)	All																		
15	<p>180°_Display_Rotation</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This mode causes the plane to be rotated 180°. In addition to setting this bit, software must also set the surface address offset to the lower right corner of the unrotated and unscaled image and calculate the x, y offset as relative to the lower right corner.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">None</td> <td>No rotation</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">180</td> <td>180° rotation</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	None	No rotation	All	1b	180	180° rotation	All								
Value	Name	Description	Project																		
0b	None	No rotation	All																		
1b	180	180° rotation	All																		
14	<p>Trickle-Feed_Enable</p> <p>Project: DevSNB</p> <p>Default Value: 0b</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Enable</td> <td>Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Disable</td> <td>Trickle Feed Disabled - Data requests are sent in bursts.</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Enable	Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer	All	1b	Disable	Trickle Feed Disabled - Data requests are sent in bursts.	All								
Value	Name	Description	Project																		
0b	Enable	Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer	All																		
1b	Disable	Trickle Feed Disabled - Data requests are sent in bursts.	All																		
13:11	<p>Reserved Project: All Format:</p>																				



DVSACNTR—Video Sprite A Control Register																
10	<p>Tiled_Surface</p> <p>Project: All Default Value: 0b</p> <p>This bit indicates that the surface data is in tiled memory. The tile pitch is specified in bytes in the DVSASTRIDE register. Only X tiling is supported for display surfaces.</p> <p>When this bit is set, it affects the hardware interpretation of the DVSASTART and DVSASURFADDR registers.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 55%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Linear</td> <td>Linear memory</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Tiled</td> <td>Tiled memory</td> <td>All</td> </tr> </tbody> </table>				Value	Name	Description	Project	0b	Linear	Linear memory	All	1b	Tiled	Tiled memory	All
Value	Name	Description	Project													
0b	Linear	Linear memory	All													
1b	Tiled	Tiled memory	All													
9:3	<p>Reserved Project: All Format: MBZ</p>															
2	<p>Sprite_Destination_Key</p> <p>Project: All Default Value: 0b</p> <p>This bit enables the destination key function. If the pixel for the primary plane on this pipe matches the key value in DVSAKEYVAL the sprite pixel is used, otherwise the primary plane pixel is passed through the blender unmodified. Destination Key can not be enabled if source key is enabled.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 55%;">Description</th> <th style="width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Destination Key is disabled</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Destination Key is enabled</td> <td>All</td> </tr> </tbody> </table>				Value	Name	Description	Project	0b	Disable	Destination Key is disabled	All	1b	Enable	Destination Key is enabled	All
Value	Name	Description	Project													
0b	Disable	Destination Key is disabled	All													
1b	Enable	Destination Key is enabled	All													
1:0	<p>Reserved Project: All Format: MBZ</p>															

Sprite Source Pixel Format Mapping of Bits to Colors:

Note: For RGB formats, see the primary source pixel format mapping

SPRITE YUV	Y1	U	Y2	V
YUV 4:2:2 YUYV	7:0	15:8	23:16	31:24
YUV 4:2:2 UYVY	15:8	7:0	31:24	23:16
YUV 4:2:2 YVYU	7:0	31:24	23:16	15:8
YUV 4:2:2 VYUY	15:8	23:16	31:24	7:0



4.10.2 DVSSALINOFF—Video Sprite A Linear Offset Register

DVSSALINOFF—Video Sprite A Linear Offset Register	
Register Type:	MMIO
Address Offset:	72184h-72187h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Bit	Description
31:0	<p>Sprite_Linear_Offset Project: All Format:</p> <p>This register provides the linear panning byte offset into the sprite plane. This value is added to the surface address to get the address of the first pixel to be displayed. This offset must be at least pixel aligned for unrotated RGB formats and even pixel aligned for unrotated YUV formats. When performing 180° rotation, the unpanned offset must be the difference between the last pixel of the last line of the display data in its unrotated orientation and the display surface address. When the surface is tiled, the contents of this register are ignored.</p>

4.10.3 DVSASTRIDE—Video Sprite A Stride Register

DVSASTRIDE—Video Sprite A Stride Register	
Register Type:	MMIO
Address Offset:	72188h-7218Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed
Double Buffer Armed By:	Write to DVSSASURF
Bit	Description
31:15	<p>Reserved Project: All Format:</p>
14:6	<p>Sprite_Stride Project: All Format:</p> <p>This is the stride for the sprite in bytes. When using linear memory, this must be 64 byte aligned. When using tiled memory, this must be 512 byte aligned. This register is updated through either a command packet passed through the command stream or writes to this register. The stride is limited to a maximum of 16K bytes when sprite scaling is not enabled, 4K bytes when sprite scaling is enabled, for both linear and tiled memory.</p>
5:0	<p>Reserved Project: All Format:</p>



4.10.4 DVSAPOS—Video Sprite A Position Register

DVSAPOS—Video Sprite A Position Register	
Register Type:	MMIO
Address Offset:	7218Ch-7218Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed
Double Buffer Armed By:	Write to DVSA SURF, DVSAPOS write does not disarm
<p>This register specifies the position of the sprite. Software must take care that the sprite does not extend out of the display active area. ie. Xposition + Xsize =< Xsrcsize</p>	
Bit	Description
31:28	Reserved Project: All Format: MBZ
27:16	Sprite_Y-Position Project: All Format: These 12 bits specify the vertical position in lines of the sprite (upper left corner) relative to the beginning of the active video area. When performing 180° rotation, this field specifies the vertical position of the lower right corner relative to the end of the active video area in the unrotated orientation. The defined sprite rectangle must always be completely contained within the displayable area of the screen image.
15:12	Reserved Project: All Format: MBZ
11:0	Sprite_X-Position Project: All Format: These 12 bits specify the horizontal position in pixels of the sprite (upper left corner) relative the beginning of the active video area. When performing 180° rotation, this field specifies the horizontal position of the original lower right corner relative to the original end of the active video area in the unrotated orientation. The defined sprite rectangle must always be completely contained within the displayable area of the screen image.



4.10.5 DVSSIZE—Video Sprite A Size Register

DVSSIZE—Video Sprite A Size Register	
Register Type:	MMIO
Address Offset:	72190h-72193h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed
Double Buffer Armed By:	Write to DVSSURF
<p>This register specifies the size of the sprite. Software must take care that the sprite does not extend out of the display active area. ie. Xposition + Xsize =< Xsrcsize</p>	
Bit	Description
31:28	<p>Reserved Project: All Format: MBZ</p>
27:16	<p>Sprite_Height Project: All Format:</p> <p>This register field is used to specify the height of the sprite in lines. The value in the register is the height minus one. The defined sprite rectangle must always be completely contained within the displayable area of the screen image.</p>
15:12	<p>Reserved Project: All Format: MBZ</p>
11:0	<p>Sprite_Width Project: All Format:</p> <p>This register field is used to specify the width of the sprite in pixels. This does not have to be the same as the stride but should be less than or equal to the stride in pixels. The value in the register is the width minus one. The defined sprite rectangle must always be completely contained within the displayable area of the screen image.</p> <p>The sprite width (actual width, not the width minus one value) is limited to even values when YUV source pixel format is used, or Pixel Multiply is set to Line/Pixel doubling or Pixel doubling.</p>



4.10.6 DVSAKEYVAL—Video Sprite A Color Key Value Register

DVSAKEYVAL—Video Sprite A Color Key Value Register	
Register Type:	MMIO
Address Offset:	72194h-72197h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
<p>This register specifies the key color to be used with the mask bits to determine if the sprite source data matches the key. This register will only have an effect when the sprite color key is enabled. In source key mode this value is the minimum value for the range compare. In destination key mode this value is the compare value.</p>	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:16	V_Source_Key_Min_Value/R_Source/Dest_Key_Value Project: All Format: Specifies the color key (minimum) value for the sprite V channel source key or the Red channel source or destination key compare value.
15:8	Y_Source_Key_Min_Value/G_Source/Dest_Key_Value Project: All Format: Specifies the color key (minimum) value for the sprite Y channel source key or the Green channel source or destination key compare value.
7:0	U_Source_Key_Min_Value/B_Source/Dest_Key_Value Project: All Format: Specifies the color key (minimum) value for the sprite U channel source key or the Blue channel source or destination key compare value.



4.10.7 DVSAKEYMSK—Video Sprite A Color Key Mask Register

DVSAKEYMSK—Video Sprite A Color Key Mask Register	
Register Type:	MMIO
Address Offset:	72198h-7219Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
<p>For source key this register specifies which channels to perform range checking on.</p> <p>For destination key this register specifies the key mask to be used with the color value bits to determine if the display source data matches the key when enabled. A zero bit in the mask indicates that the corresponding bit match failure should be ignored when determining if the pixel matches.</p> <p>Note that source key and destination key are mutually exclusive modes of operation, they can not be used simultaneously. For the function that is not enabled, the associated bits in this register should be programmed to zeroes.</p>	
Bit	Description
31:27	Reserved Project: All Format: MBZ
26	V/R_Channel_Source_Key_Enable Project: All Format: Specifies the source color key enable for the V/Red channel
25	Y/G_Channel_Source_Key_Enable Project: All Format: Specifies the source color key enable for the Y/Green channel
24	U/B_Channel_Source_Key_Enable Project: All Format: Specifies the source color key enable for the U/Blue channel
23:16	R_mask_Dest_Key_Value Project: All Format: Specifies the destination color key mask for the sprite R channel
15:8	G_mask_Dest_Key_Value Project: All Format: Specifies the destination color key mask for the sprite G channel
7:0	B_mask_Dest_Key_Value Project: All Format: Specifies the destination color key mask for the sprite B channel



4.10.8 DVASURF—Video Sprite A Surface Address Register

DVASURF—Video Sprite A Surface Address Register	
Register Type:	MMIO
Address Offset:	7219Ch-7219Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Writes to this register arm DVSA registers	
Bit	Description
31:12	<p>Sprite_Surface_Base_Address</p> <p>Project: All</p> <p>Address: Graphicsdress[31:12]</p> <p>This address specifies the surface base address. When the surface is tiled, panning is specified using (x, y) offsets in the DVSATILEOFF register. When the surface is in linear memory, panning is specified using a linear offset in the DVSALINOFF register.</p> <p>This address must be 4K aligned. It represents an offset from the graphics memory aperture base and is mapped to physical pages through the global GTT. The value in this register is updated through the command streamer with synchronous flips.</p>
11:0	<p>Reserved Project: All Format:</p>



4.10.9 DVSAKEYMAXVAL—Video Sprite A Color Key Max Value Register

DVSAKEYMAXVAL—Video Sprite A Color Key Max Value Register	
Register Type:	MMIO
Address Offset:	721A0h-721A3h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
This register specifies the key color to be used with the mask bits to determine if the sprite source data matches the key. This register will only have an effect when the sprite source color key is enabled	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:16	V_Key_Max_Value Project: All Format: Specifies the color key value for the sprite V channel
15:8	Y_Key_Max_Value Project: All Format: Specifies the color key value for the sprite Y channel
7:0	U_Key_Max_Value Project: All Format: Specifies the color key value for the sprite U channel



4.10.10 DVSATILEOFF—Video Sprite A Tiled Offset Register

DVSATILEOFF—Video Sprite A Tiled Offset Register	
Register Type:	MMIO
Address Offset:	721A4h-721A7h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
<p>This register specifies the panning for the sprite surface in tiled memory. The surface base address is specified in the DVSASURFADDR register, and this register is used to describe an offset from that base address. When the surface is in linear memory, the offset is specified in the DVSALINOFF register and the contents of this register are ignored. When the surface is tiled, the start position is specified in this register as an (x, y) offset from the beginning of the surface.</p>	
Bit	Description
31:28	Reserved Project: All Format: MBZ
27:16	Sprite_Start_Y-Position Project: All Format: These 12 bits specify the vertical position in lines of the beginning of the active display plane relative to the display surface. When performing 180° rotation, this field specifies the vertical position of the lower right corner relative to the start of the active display plane in the unrotated orientation.
15:12	Reserved Project: All Format: MBZ
11:0	Sprite_Start_X-Position Project: All Format: These 12 bits specify the horizontal offset in pixels of the beginning of the active display plane relative to the display surface. The offset must be even pixel aligned for unrotated YUV formats. When performing 180° rotation, this field specifies the horizontal position of the lower right corner relative to the start of the active display plane in the unrotated orientation.



4.10.11 DV SASURFLIVE—Video Sprite A Live Surface Base Address Register

DV SASURFLIVE—Video Sprite A Live Surface Base Address Register	
Register Type:	MMIO
Address Offset:	721ACh-721AFh
Project:	All
Default Value:	00000000h
Access:	Read Only
Size (in bits):	32
Bit	Description
31:0	Sprite_Surface_Base_Address Project: All Address: GraphicsAddress[31:0] This gives the live value of the surface base address as being currently used for the plane.



4.10.12 DVSASCALE—Video Sprite A Scaler Control

DVSASCALE—Video Sprite A Scaler Control						
Register Type:	MMIO					
Address Offset:	72204h-72207h					
Project:	All					
Default Value:	00000000h					
Access:	R/W					
Size (in bits):	32					
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed					
Double Buffer Armed By:	Write to DVSASURF					
<p>This register controls the sprite scaling. The DVSASIZE register gives the destination (output to pipe) size of the sprite. This register gives the source (input to sprite) size of the sprite. When scaling is enabled, the source size will be scaled up or down to the destination size.</p> <p>Upscaling of any amount is allowed. Downscaling up to 16X (source/destination) is allowed. Downscaling greater than 2X will involve decimation. Downscaling increases memory bandwidth requirements. Scaling can not be used with the sprite 64bpp source pixel format. Source and destination sizes must be 3x3 (3x6 when interlacing) or greater when scaling is enabled.</p> <p>Horizontal downscaling limits the maximum dot clock allowed as percent of cdclk. Rules to calculate the allowed dot clock:</p> <p>Start with maximum dot clock 90% of cdclk. (There is a separate requirement that planes using 64bpp formats can not be enabled with dot clock >80% of cdclk. Subtract 10% more per horizontal decimation step (decimation steps at 2x, 4x, 8x, and 16x downscale).</p> <p>Subtract 10% more if sprite is using the RGB data format.</p> <p>Subtract 10% more if sprite scaling is enabled on the other pipe.</p> <p>Then divide that by horizontal downscale amount within each decimation step.</p> <p>The result is the maximum allowed dot clock as percent of cdclk frequency.</p> <p>Example:</p>						
Scale factor	Decimation amount	YUV single pipe dot clock %	YUV dual pipe dot clock %	RGB single pipe dot clock %	RGB dual pipe dot clock %	Comment
1	1	90	80	80	70	No scaling
1.5	1	60	53	53	46	
1.99	1	45	40	40	35	Max downscale before decimation starts
2	2	80	70	70	60	
3	2	53	46	46	40	
3.99	2	40	35	35	30	
4	4	70	60	60	50	



DVSASCALE—Video Sprite A Scaler Control

6	4	46	40	40	33	
7.99	4	35	30	30	25	
8	8	60	50	50	40	
12	8	40	33	33	26	
15.99	8	30	25	25	20	Worst case dot clock
16	16	50	40	40	30	Max downscaling allowed

Bit	Description																				
31	<p>Scaling_Enable Project: All Format: Enable</p> <p>Enables the scaling function. Source width can be no more than 4k bytes. For best picture quality, disable when scaling is not required. When in Self Refresh Big FIFO mode, scaling enable will be masked off while Big FIFO mode is exiting.</p>																				
30:29	<p>Filter_Control</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Filter selection</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td style="text-align: center;">Medium</td> <td style="text-align: center;">Medium Filtering</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">01b</td> <td style="text-align: center;">Enhancing</td> <td style="text-align: center;">Edge Enhancing Filtering</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">10b</td> <td style="text-align: center;">Softening</td> <td style="text-align: center;">Edge Softening Filtering</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">11b</td> <td style="text-align: center;">Reserved</td> <td style="text-align: center;">Reserved</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	Medium	Medium Filtering	All	01b	Enhancing	Edge Enhancing Filtering	All	10b	Softening	Edge Softening Filtering	All	11b	Reserved	Reserved	All
Value	Name	Description	Project																		
00b	Medium	Medium Filtering	All																		
01b	Enhancing	Edge Enhancing Filtering	All																		
10b	Softening	Edge Softening Filtering	All																		
11b	Reserved	Reserved	All																		
28	<p>Even/Odd_Field_Offset</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Select the vertical offset of the filtered data. Software is responsible for updating this to match the surface data.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">0</td> <td style="text-align: center;">Vertical initial phase of 0</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">0.5</td> <td style="text-align: center;">Vertical initial phase of 0.5</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	0	Vertical initial phase of 0	All	1b	0.5	Vertical initial phase of 0.5	All								
Value	Name	Description	Project																		
0b	0	Vertical initial phase of 0	All																		
1b	0.5	Vertical initial phase of 0.5	All																		



DVSASCALE—Video Sprite A Scaler Control													
27	<p>Even/Odd_Field_Enable Project: All Default Value: 0b Enable adjustment of the vertical offset of the filtered data.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Off (Vertical initial phase is 1/2 the scale factor)</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>On (Vertical initial phase is selected by the Even/Off Field Offset bit)</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Off (Vertical initial phase is 1/2 the scale factor)	All	1b	Enable	On (Vertical initial phase is selected by the Even/Off Field Offset bit)	All
Value	Name	Description	Project										
0b	Disable	Off (Vertical initial phase is 1/2 the scale factor)	All										
1b	Enable	On (Vertical initial phase is selected by the Even/Off Field Offset bit)	All										
26:16	<p>Source_Width Project: All Format: The horizontal size of the source image to be scaled in pixels. Max number of pixels is 2048; minimum is 3. The value programmed is one less than the number of pixels. Source width can be no more than 4k bytes, counting from a 64 byte alignment. The sprite width (actual width, not the width minus one value) is limited to even values when YUV source pixel format is used.</p>												
15:11	<p>Reserved Project: All Format: MBZ</p>												
10:0	<p>Source_Height Project: All Format: The vertical size of the source image to be scaled in lines. If the source is a field, this is the number of lines in the field. Max number of lines is 2048; minimum is 3 (6 when interlacing). The value programmed is one less than the number of lines. The height must be even when sprite scaling is enabled and the pipe has set planes to interlaced fetch. That means the programmed value must be odd.</p>												

4.10.13 DVSGAMC—Video Sprite A Gamma Correction Registers

DVSGAMC Reference Point	
Project: All	
Bit	Description
31:30	Reserved Project: All Format:
29:20	Red Gamma Reference Point Project: All Format:
19:10	Green Gamma Reference Point Project: All Format:
9:0	Blue Gamma Reference Point Project: All Format:

DVSGAMC Max Reference Point	
Project: All	
Bit	Description
31:11	Reserved Project: All Format:
10:0	Final Gamma Max Reference Point Project: All Format:



DVSAGAMC—Video Sprite A Gamma Correction Registers

Register Type:	MMIO
Address Offset:	72300h-7234Bh
Project:	All
Default Value:	00000000h; 04010040h; 08020080h; 0C0300C0h; 10040100h; 14050140h; 18060180h; 1C0701C0h; 20080200h; 24090240h; 280A0280h; 2C0B02C0h; 300C0300h; 340D0340h; 380E0380h; 3C0F03C0h; 00000400h; 00000400h; 00000400h;
Access:	R/W
Size (in bits):	19x32


These registers are used to determine the characteristics of the gamma correction for the sprite pixel data *pre-blending*. Additional gamma correction can be done in the display pipe gamma if desired.

The gamma correction curve is represented by specifying a set of reference points spaced equally along the desired curve. Red, Green, and Blue each have 17 reference points. The first 16 reference points are 10 bit values with Red, Green, and Blue sharing a single register for each point. The final max reference point is an 11 bit value with separate registers for Red, Green, and Blue. The curve must be flat or increasing, never decreasing.

During operation the appropriate reference point pairs (adjacent) are selected for each color, and the output is interpolated between these two reference point values.

The gamma correction registers are not double-buffered. They should only be updated when the sprite is off, otherwise, screen artifacts may show.

To pass sprite pixel data through gamma correction unchanged, program the gamma reference points to the default linear ramp values. When the output from sprite is set in YUV format by programming CSC bypass, the sprite gamma correction will be bypassed.



Programming of the Piecewise-linear Estimation of Gamma Correction Curve



DVSAGAMC—Video Sprite A Gamma Correction Registers					
DWord	Bit	Description			
0	31:0	GAMC0	Project:	All	Format: DVSGAMC Reference Point
1	31:0	GAMC1	Project:	All	Format: DVSGAMC Reference Point
2	31:0	GAMC2	Project:	All	Format: DVSGAMC Reference Point
3	31:0	GAMC3	Project:	All	Format: DVSGAMC Reference Point
4	31:0	GAMC4	Project:	All	Format: DVSGAMC Reference Point
5	31:0	GAMC5	Project:	All	Format: DVSGAMC Reference Point
6	31:0	GAMC6	Project:	All	Format: DVSGAMC Reference Point
7	31:0	GAMC7	Project:	All	Format: DVSGAMC Reference Point
8	31:0	GAMC8	Project:	All	Format: DVSGAMC Reference Point
9	31:0	GAMC9	Project:	All	Format: DVSGAMC Reference Point
10	31:0	GAMC10	Project:	All	Format: DVSGAMC Reference Point
11	31:0	GAMC11	Project:	All	Format: DVSGAMC Reference Point
12	31:0	GAMC12	Project:	All	Format: DVSGAMC Reference Point
13	31:0	GAMC13	Project:	All	Format: DVSGAMC Reference Point
14	31:0	GAMC14	Project:	All	Format: DVSGAMC Reference Point
15	31:0	GAMC15	Project:	All	Format: DVSGAMC Reference Point
16	31:0	GAMCmaxR	Project:	All	Format: DVSGAMC Max Reference Point
17	31:0	GAMCmaxG	Project:	All	Format: DVSGAMC Max Reference Point
18	31:0	GAMCmaxB	Project:	All	Format: DVSGAMC Max Reference Point

4.11 Video Sprite B Control

The DVSBCNTR, DVSBSTRIDE, DVSBPOS, DVSBSize, and DVSBSCALE active registers will be updated on the vertical blank or when pipe is disabled, after the DVSB SURF trigger register is written, or when the sprite B is not yet enabled – thus providing an atomic update of the video sprite B control, stride, position, size, scale, and base address registers.



4.11.1 DVSB CNTR—Video Sprite B Control Register

DVSB CNTR—Video Sprite B Control Register													
Register Type:	MMIO												
Address Offset:	73180h-73183h												
Project:	All												
Default Value:	00000000h												
Access:	R/W												
Size (in bits):	32												
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed												
Double Buffer Armed By:	Write to DVSB SURF												
Video Sprite B Plane is connected to pipe B only.													
Bit	Description												
31	<p>Sprite_Enable Project: All Format: Enable</p> <p>When this bit is set, the sprite plane will generate pixels for display. When set to zero, sprite plane memory fetches cease and plane output is transparent. The display pipe must be enabled to enable the plane. When in Self Refresh Big FIFO mode, write to this register to enable the plane will be internally buffered and delayed while Big FIFO mode is exiting.</p>												
30	<p>Gamma_Enable</p> <p>Project: All Default Value: 0b</p> <p>There are two gamma adjustments possible in the video sprite data path. This bit controls the gamma correction in the display pipe not the gamma control in this plane. It affects only the pixel data from this display plane. Gamma correction logic that is contained in the video sprite is disabled by loading the default values into those registers.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Plane pixel data bypasses the display pipe gamma correction logic</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Plane pixel data is gamma corrected in the pipe gamma correction logic</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Plane pixel data bypasses the display pipe gamma correction logic	All	1b	Enable	Plane pixel data is gamma corrected in the pipe gamma correction logic	All
Value	Name	Description	Project										
0b	Disable	Plane pixel data bypasses the display pipe gamma correction logic	All										
1b	Enable	Plane pixel data is gamma corrected in the pipe gamma correction logic	All										
29	<p>Reserved Project: All Format: MBZ</p>												
28	<p>YUV_Bypass_Excess-512_Format_Conversion</p> <p>Project: All Default Value: 0b</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Disable excess-512 conversion</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Enable excess-512 conversion</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Disable excess-512 conversion	All	1b	Enable	Enable excess-512 conversion	All
Value	Name	Description	Project										
0b	Disable	Disable excess-512 conversion	All										
1b	Enable	Enable excess-512 conversion	All										



DVSB CNTR—Video Sprite B Control Register

27	<p>Range_Correction_Disable</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Setting this bit disables the YUV range correction logic. Normally the range compressed YUV is expanded to full range RGB, setting this bit will generate range compressed RGB. This bit should also be used if full range YUV source material is used. This bit has no effect on RGB source formats.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> <td>Range correction enabled</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>No range correction</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Enable	Range correction enabled	All	1b	Disable	No range correction	All												
Value	Name	Description	Project																						
0b	Enable	Range correction enabled	All																						
1b	Disable	No range correction	All																						
26:25	<p>Source_Pixel_Format</p> <p>Project: DevSNB</p> <p>Default Value: 0b</p> <p>This field selects the pixel format for the sprite. Before entering the blender, each source format is converted to 12 bits per pixel.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 15%;">Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>YUV 4:2:2</td> <td>YUV 4:2:2 packed pixel format (byte order programmed separately)</td> <td>All</td> </tr> <tr> <td>01b</td> <td>RGB 32-bit 2:10:10:10</td> <td>RGB 32-bit 2:10:10:10 pixel format (color order programmed separately). Ignore alpha.</td> <td>All</td> </tr> <tr> <td>10b</td> <td>RGB 32-bit 8:8:8:8</td> <td>RGB 32-bit 8:8:8:8 pixel format (color order programmed separately). Ignore alpha.</td> <td>All</td> </tr> <tr> <td>11b</td> <td>RGB 64-bit 16:16:16:16</td> <td>RGB 64-bit 16:16:16:16 floating point pixel format (color order programmed separately). Ignore alpha.</td> <td>All</td> </tr> <tr> <td></td> <td>Use of 64bpp format will limit the maximum dot clock to 80% of cclk.</td> <td></td> <td></td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	YUV 4:2:2	YUV 4:2:2 packed pixel format (byte order programmed separately)	All	01b	RGB 32-bit 2:10:10:10	RGB 32-bit 2:10:10:10 pixel format (color order programmed separately). Ignore alpha.	All	10b	RGB 32-bit 8:8:8:8	RGB 32-bit 8:8:8:8 pixel format (color order programmed separately). Ignore alpha.	All	11b	RGB 64-bit 16:16:16:16	RGB 64-bit 16:16:16:16 floating point pixel format (color order programmed separately). Ignore alpha.	All		Use of 64bpp format will limit the maximum dot clock to 80% of cclk.		
Value	Name	Description	Project																						
00b	YUV 4:2:2	YUV 4:2:2 packed pixel format (byte order programmed separately)	All																						
01b	RGB 32-bit 2:10:10:10	RGB 32-bit 2:10:10:10 pixel format (color order programmed separately). Ignore alpha.	All																						
10b	RGB 32-bit 8:8:8:8	RGB 32-bit 8:8:8:8 pixel format (color order programmed separately). Ignore alpha.	All																						
11b	RGB 64-bit 16:16:16:16	RGB 64-bit 16:16:16:16 floating point pixel format (color order programmed separately). Ignore alpha.	All																						
	Use of 64bpp format will limit the maximum dot clock to 80% of cclk.																								
24	<p>Pipe_Color_Space_Conversion_Enable</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This bit enables pipe color space conversion for the plane pixel data. This is separate from the color conversion logic within the sprite plane. CSC mode in the pipe CSC registers must be set to match the format of the plane pixel data after the color conversion logic within the sprite plane.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Plane pixel data bypasses the pipe color space conversion logic</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>Plane pixel data passes through the pipe color space conversion logic</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Plane pixel data bypasses the pipe color space conversion logic	All	1b	Enable	Plane pixel data passes through the pipe color space conversion logic	All												
Value	Name	Description	Project																						
0b	Disable	Plane pixel data bypasses the pipe color space conversion logic	All																						
1b	Enable	Plane pixel data passes through the pipe color space conversion logic	All																						
23	<p>Reserved Project: All Format: MBZ</p>																								



DVSB CNTR—Video Sprite B Control Register

22	<p>Sprite_Source_Key_Enable</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This bit enables source color keying. Sprite pixel values that match (within range) the key will become transparent. Source key can not be enabled if destination key is enabled.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> <td>Sprite source key is disabled</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> <td>Sprite source key is enabled</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Sprite source key is disabled	All	1b	Enable	Sprite source key is enabled	All
Value	Name	Description	Project										
0b	Disable	Sprite source key is disabled	All										
1b	Enable	Sprite source key is enabled	All										
22	<p>Sprite_Source_Key_Enable</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This bit enables source color keying. Sprite pixel values that match (within range) the key will become transparent. Source key can not be enabled if destination key is enabled.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td></td> <td>Sprite source key is disabled</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td></td> <td>Sprite source key is enabled</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b		Sprite source key is disabled	All	1b		Sprite source key is enabled	All
Value	Name	Description	Project										
0b		Sprite source key is disabled	All										
1b		Sprite source key is enabled	All										
21	<p>Reserved Project: DevSNB</p>												
20	<p>RGB_Color_Order</p> <p>Project: DevSNB</p> <p>Default Value: 0b</p> <p>This field is used to select the color order when using RGB data formats. For other formats, this field is ignored.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">BGRX</td> <td>BGRX (MSB-X:R:G:B)</td> <td style="text-align: center;">All</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">RGBX</td> <td>RGBX (MSB-X:B:G:R)</td> <td style="text-align: center;">All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	BGRX	BGRX (MSB-X:R:G:B)	All	1b	RGBX	RGBX (MSB-X:B:G:R)	All
Value	Name	Description	Project										
0b	BGRX	BGRX (MSB-X:R:G:B)	All										
1b	RGBX	RGBX (MSB-X:B:G:R)	All										
20	<p>Reserved Project: DevILK Format:</p>												



DVSB CNTR—Video Sprite B Control Register

19	<p>Color_Conversion_Disabled</p> <p>Project: All Default Value: 0b</p> <p>This bit enables or disables the color conversion logic internal to the sprite. Color conversion is intended to be used with the formats that support YUV format. This bit is ignored when using RGB source formats.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> <td>Pixel data is sent through the sprite color conversion logic (only applies to YUV formats)</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>Pixel data is not sent through the sprite YUV->RGB color conversion logic.</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Enable	Pixel data is sent through the sprite color conversion logic (only applies to YUV formats)	All	1b	Disable	Pixel data is not sent through the sprite YUV->RGB color conversion logic.	All								
Value	Name	Description	Project																		
0b	Enable	Pixel data is sent through the sprite color conversion logic (only applies to YUV formats)	All																		
1b	Disable	Pixel data is not sent through the sprite YUV->RGB color conversion logic.	All																		
18	<p>YUV_Format</p> <p>Project: All Default Value: 0b</p> <p>This bit specifies the source YUV format for the YUV to RGB color conversion operation. This field is ignored when source data is RGB.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>BT.601</td> <td>ITU-R Recommendation BT.601</td> <td>All</td> </tr> <tr> <td>1b</td> <td>BT.709</td> <td>ITU-R Recommendation BT.709</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	BT.601	ITU-R Recommendation BT.601	All	1b	BT.709	ITU-R Recommendation BT.709	All								
Value	Name	Description	Project																		
0b	BT.601	ITU-R Recommendation BT.601	All																		
1b	BT.709	ITU-R Recommendation BT.709	All																		
17:16	<p>YUV_Byte_Order</p> <p>Project: All Default Value: 0b</p> <p>This field is used to select the byte order when using YUV 4:2:2 data formats. For other formats, this field is ignored.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>YUYV</td> <td>YUYV (8:8:8:8 MSB-V:Y₂:U:Y₁)</td> <td>All</td> </tr> <tr> <td>01b</td> <td>UYVY</td> <td>UYVY (8:8:8:8 MSB-Y₂:V:Y₁:U)</td> <td>All</td> </tr> <tr> <td>10b</td> <td>YVYU</td> <td>YVYU (8:8:8:8 MSB-U:Y₂:V:Y₁)</td> <td>All</td> </tr> <tr> <td>11b</td> <td>VYUY</td> <td>VYUY (8:8:8:8 MSB-Y₂:U:Y₁:V)</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	YUYV	YUYV (8:8:8:8 MSB-V:Y ₂ :U:Y ₁)	All	01b	UYVY	UYVY (8:8:8:8 MSB-Y ₂ :V:Y ₁ :U)	All	10b	YVYU	YVYU (8:8:8:8 MSB-U:Y ₂ :V:Y ₁)	All	11b	VYUY	VYUY (8:8:8:8 MSB-Y ₂ :U:Y ₁ :V)	All
Value	Name	Description	Project																		
00b	YUYV	YUYV (8:8:8:8 MSB-V:Y ₂ :U:Y ₁)	All																		
01b	UYVY	UYVY (8:8:8:8 MSB-Y ₂ :V:Y ₁ :U)	All																		
10b	YVYU	YVYU (8:8:8:8 MSB-U:Y ₂ :V:Y ₁)	All																		
11b	VYUY	VYUY (8:8:8:8 MSB-Y ₂ :U:Y ₁ :V)	All																		



DVSB CNTR—Video Sprite B Control Register

15	<p>180°_Display_Rotation</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This mode causes the plane to be rotated 180°. In addition to setting this bit, software must also set the surface address offset to the lower right corner of the unrotated and unscaled image and calculate the x, y offset as relative to the lower right corner.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>None</td> <td>No rotation</td> <td>All</td> </tr> <tr> <td>1b</td> <td>180</td> <td>180° rotation</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	None	No rotation	All	1b	180	180° rotation	All
Value	Name	Description	Project										
0b	None	No rotation	All										
1b	180	180° rotation	All										
14	<p>Trickle-Feed_Enable</p> <p>Project: DevSNB</p> <p>Default Value: 0b</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> <td>Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>Trickle Feed Disabled - Data requests are sent in bursts.</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Enable	Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer	All	1b	Disable	Trickle Feed Disabled - Data requests are sent in bursts.	All
Value	Name	Description	Project										
0b	Enable	Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer	All										
1b	Disable	Trickle Feed Disabled - Data requests are sent in bursts.	All										
13:11	<p>Reserved Project: All Format:</p>												
10	<p>Tiled_Surface</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>This bit indicates that the surface data is in tiled memory. The tile pitch is specified in bytes in the DVSBSTRIDE register. Only X tiling is supported for display surfaces.</p> <p>When this bit is set, it affects the hardware interpretation of the DVSBSTART and DVSB SURFADDR registers.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 60%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Linear</td> <td>Linear memory</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Tiled</td> <td>Tiled memory</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Linear	Linear memory	All	1b	Tiled	Tiled memory	All
Value	Name	Description	Project										
0b	Linear	Linear memory	All										
1b	Tiled	Tiled memory	All										
9:3	<p>Reserved Project: All Format: MBZ</p>												



DVSB_CNTR—Video Sprite B Control Register			
2	Sprite_Destination_Key Project: All Default Value: 0b This bit enables the destination key function. If the pixel for the primary plane on this pipe matches the key value in DVSBKEYVAL the sprite pixel is used, otherwise the primary plane pixel is passed through the blender unmodified. Destination Key can not be enabled if source key is enabled.		
	Value	Name	Description
	0b	Disable	Destination Key is disabled
	1b	Enable	Destination Key is enabled
1:0	Reserved Project: All		Format: MBZ

See DVSA_CNTR - Sprite Source Pixel Format Mapping of Bits to Colors

4.11.2 DVSB_LINOFF—Video Sprite B Linear Offset Register

DVSB_LINOFF—Video Sprite B Linear Offset Register	
Register Type:	MMIO
Address Offset:	73184h-73187h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Bit	Description
31:0	Sprite_Linear_Offset Project: All Format: This register provides the linear panning byte offset into the sprite plane. This value is added to the surface address to get the address of the first pixel to be displayed. This offset must be at least pixel aligned for unrotated RGB formats and even pixel aligned for unrotated YUV formats. When performing 180° rotation, the unpanned offset must be the difference between the last pixel of the last line of the display data in its unrotated orientation and the display surface address. When the surface is tiled, the contents of this register are ignored.



4.11.3 DVSBSTRIDE—Video Sprite B Stride Register

DVSBSTRIDE—Video Sprite B Stride Register	
Register Type:	MMIO
Address Offset:	73188h-7318Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed
Double Buffer Armed By:	Write to DVSB SURF
Bit	Description
31:15	Reserved Project: All Format:
14:6	Sprite_Stride Project: All Format: This is the stride for the sprite in bytes. When using linear memory, this must be 64 byte aligned. When using tiled memory, this must be 512 byte aligned. This register is updated through either a command packet passed through the command stream or writes to this register. The stride is limited to a maximum of 16K bytes when sprite scaling is not enabled, 4K bytes when sprite scaling is enabled, for both linear and tiled memory.
5:0	Reserved Project: All Format:

4.11.4 DVSBPOS—Video Sprite B Position Register

DVSBPOS—Video Sprite B Position Register	
Register Type:	MMIO
Address Offset:	7318Ch-7318Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed
Double Buffer Armed By:	Write to DVSB SURF, DVSAPOS write does not disarm
This register specifies the position of the sprite. Software must take care that the sprite does not extend out of the display active area. ie. Xposition + Xsize =< Xsrcsize	
Bit	Description
31:28	Reserved Project: All Format: MBZ
27:16	Sprite_Y-Position Project: All Format: These 12 bits specify the vertical position in lines of the sprite (upper left corner) relative to the beginning of the active video area. When performing 180° rotation, this field specifies the vertical position of the lower right corner relative to the end of the active video area in the unrotated orientation. The defined sprite rectangle must always be completely contained within the displayable area of the screen image.



DVSBPOS—Video Sprite B Position Register	
15:12	Reserved Project: All Format: MBZ
11:0	Sprite_X-Position Project: All Format: These 12 bits specify the horizontal position in pixels of the sprite (upper left corner) relative the beginning of the active video area. When performing 180° rotation, this field specifies the horizontal position of the original lower right corner relative to the original end of the active video area in the unrotated orientation. The defined sprite rectangle must always be completely contained within the displayable area of the screen image.

4.11.5 DVSBSize—Video Sprite B Size Register

DVSBSize—Video Sprite B Size Register	
Register Type:	MMIO
Address Offset:	73190h-73193h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed
Double Buffer Armed By:	Write to DVBSURF
This register specifies the size of the sprite. Software must take care that the sprite does not extend out of the display active area. ie. Xposition + Xsize =< Xsrcsize	
Bit	Description
31:28	Reserved Project: All Format: MBZ
27:16	Sprite_Height Project: All Format: This register field is used to specify the height of the sprite in lines. The value in the register is the height minus one. The defined sprite rectangle must always be completely contained within the displayable area of the screen image.
15:12	Reserved Project: All Format: MBZ
11:0	Sprite_Width Project: All Format: This register field is used to specify the width of the sprite in pixels. This does not have to be the same as the stride but should be less than or equal to the stride in pixels. The value in the register is the width minus one. The defined sprite rectangle must always be completely contained within the displayable area of the screen image. The sprite width (actual width, not the width minus one value) is limited to even values when YUV source pixel format is used, or Pixel Multiply is set to Line/Pixel doubling or Pixel doubling.



4.11.6 DVSBKEYVAL—Video Sprite B Color Key Value Register

DVSBKEYVAL—Video Sprite B Color Key Value Register	
Register Type:	MMIO
Address Offset:	73194h-73197h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
<p>This register specifies the key color to be used with the mask bits to determine if the sprite source data matches the key. This register will only have an effect when the sprite color key is enabled. In source key mode this value is the minimum value for the range compare. In destination key mode this value is the compare value.</p>	
Bit	Description
31:24	Reserved Project: All Format: MBZ
23:16	V_Source_Key_Min_Value/R_Source/Dest_Key_Value Project: All Format: Specifies the color key (minimum) value for the sprite V channel source key or the Red channel source or destination key compare value.
15:8	Y_Source_Key_Min_Value/G_Source/Dest_Key_Value Project: All Format: Specifies the color key (minimum) value for the sprite Y channel source key or the Green channel source or destination key compare value.
7:0	U_Source_Key_Min_Value/B_Source/Dest_Key_Value Project: All Format: Specifies the color key (minimum) value for the sprite U channel source key or the Blue channel source or destination key compare value.



4.11.7 DVSBKEYMSK—Video Sprite B Color Key Mask Register

DVSBKEYMSK—Video Sprite B Color Key Mask Register	
Register Type:	MMIO
Address Offset:	73198h-7319Bh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
<p>For source key this register specifies which channels to perform range checking on.</p> <p>For destination key this register specifies the key mask to be used with the color value bits to determine if the display source data matches the key when enabled. A zero bit in the mask indicates that the corresponding bit match failure should be ignored when determining if the pixel matches.</p> <p>Note that source key and destination key are mutually exclusive modes of operation, they can not be used simultaneously. For the function that is not enabled, the associated bits in this register should be programmed to zeroes.</p>	
Bit	Description
31:27	Reserved Project: All Format: MBZ
26	V/R_Channel_Source_Key_Enable Project: All Format: Specifies the source color key enable for the V/Red channel
25	Y/G_Channel_Source_Key_Enable Project: All Format: Specifies the source color key enable for the Y/Green channel
24	U/B_Channel_Source_Key_Enable Project: All Format: Specifies the source color key enable for the U/Blue channel
23:16	R_mask_Dest_Key_Value Project: All Format: Specifies the destination color key mask for the sprite R channel
15:8	G_mask_Dest_Key_Value Project: All Format: Specifies the destination color key mask for the sprite G channel
7:0	B_mask_Dest_Key_Value Project: All Format: Specifies the destination color key mask for the sprite B channel



4.11.8 DVSB SURF—Video Sprite B Surface Address Register

DVSB SURF—Video Sprite B Surface Address Register	
Register Type:	MMIO
Address Offset:	7319Ch-7319Fh
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
Writes to this register arm DVSB registers	
Bit	Description
31:12	<p>Sprite_Surface_Base_Address</p> <p>Project: All</p> <p>Address: GraphicsAddress[31:12]</p> <p>This address specifies the surface base address. When the surface is tiled, panning is specified using (x, y) offsets in the DVSBTILEOFF register. When the surface is in linear memory, panning is specified using a linear offset in the DVSBLINEOFF register.</p> <p>This address must be 4K aligned. It represents an offset from the graphics memory aperture base and is mapped to physical pages through the global GTT. The value in this register is updated through the command streamer with synchronous flips.</p>
11:0	<p>Reserved Project: All Format:</p>

4.11.9 DVSBKEYMAXVAL—Video Sprite B Color Key Max Value Register

DVSBKEYMAXVAL—Video Sprite B Color Key Max Value Register	
Register Type:	MMIO
Address Offset:	731A0h-731A3h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled
This register specifies the key color to be used with the mask bits to determine if the sprite source data matches the key. This register will only have an effect when the sprite source color key is enabled.	
Bit	Description
31:24	<p>Reserved Project: All Format: MBZ</p>
23:16	<p>V_Key_Max_Value Project: All Format:</p> <p>Specifies the color key value for the sprite V channel</p>



DVSBKEYMAXVAL—Video Sprite B Color Key Max Value Register			
15:8	Y_Key_Max_Value Specifies the color key value for the sprite Y channel	Project: All	Format:
7:0	U_Key_Max_Value Specifies the color key value for the sprite U channel	Project: All	Format:

4.11.10 DVSBTILEOFF—Video Sprite B Tiled Offset Register

DVSBTILEOFF—Video Sprite B Tiled Offset Register			
Register Type:	MMIO		
Address Offset:	731A4h-731A7h		
Project:	All		
Default Value:	00000000h		
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Double Buffer Update Point:	Start of vertical blank or pipe disabled		
<p>This register specifies the panning for the sprite surface in tiled memory. The surface base address is specified in the DVSB SURFADDR register, and this register is used to describe an offset from that base address. When the surface is in linear memory, the offset is specified in the DVSB LINOFF register and the contents of this register are ignored. When the surface is tiled, the start position is specified in this register as an (x, y) offset from the beginning of the surface.</p>			
Bit	Description		
31:28	Reserved	Project: All	Format: MBZ
27:16	Sprite_Start_Y-Position	Project: All	Format:
<p>These 12 bits specify the vertical position in lines of the beginning of the active display plane relative to the display surface. When performing 180° rotation, this field specifies the vertical position of the lower right corner relative to the start of the active display plane in the unrotated orientation.</p>			
15:12	Reserved	Project: All	Format: MBZ
11:0	Sprite_Start_X-Position	Project: All	Format:
<p>These 12 bits specify the horizontal offset in pixels of the beginning of the active display plane relative to the display surface. The offset must be even pixel aligned for unrotated YUV formats. When performing 180° rotation, this field specifies the horizontal position of the lower right corner relative to the start of the active display plane in the unrotated orientation.</p>			



4.11.11 DVSB SURFLIVE—Video Sprite B Live Surface Base Address Register

DVSB SURFLIVE—Video Sprite B Live Surface Base Address Register	
Register Type:	MMIO
Address Offset:	731ACh-731AFh
Project:	All
Default Value:	00000000h
Access:	Read Only
Size (in bits):	32
Bit	Description
31:0	<p>Sprite_Surface_Base_Address</p> <p>Project: All</p> <p>Address: GraphicsAddress[31:0]</p> <p>This gives the live value of the surface base address as being currently used for the plane.</p>

4.11.12 DVSB SCALE—Video Sprite B Scaler Control

DVSB SCALE—Video Sprite B Scaler Control	
Register Type:	MMIO
Address Offset:	73204h-73207h
Project:	All
Default Value:	00000000h
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed
Double Buffer Armed By:	Write to DVSB SURF
<p>This register controls the sprite scaling. The DVSB SIZE register gives the destination (output to pipe) size of the sprite. This register gives the source (input to sprite) size of the sprite. When scaling is enabled, the source size will be scaled up or down to the destination size.</p> <p>Upscaling of any amount is allowed. Downscaling up to 16X (source/destination) is allowed. Downscaling greater than 2X will involve decimation. Downscaling increases memory bandwidth requirements. Scaling can not be used with the sprite 64bpp source pixel format. Source and destination sizes must be 3x3 (3x6 when interlacing) or greater when scaling is enabled.</p> <p>Horizontal downscaling limits the maximum dot clock allowed as percent of cdclk. See DVSB SCALE for the rules to calculate the allowed dot clock.</p>	
Bit	Description
31	<p>Scaling_Enable Project: All Format: Enable</p> <p>Enables the scaling function. Source width can be no more than 4k bytes. For best picture quality, disable when scaling is not required. When in Self Refresh Big FIFO mode, scaling enable will be masked off while Big FIFO mode is exiting.</p>



DVSBSCALE—Video Sprite B Scaler Control																					
30:29	<p>Filter_Control</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Filter selection</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Medium</td> <td>Medium Filtering</td> <td>All</td> </tr> <tr> <td>01b</td> <td>Enhancing</td> <td>Edge Enhancing Filtering</td> <td>All</td> </tr> <tr> <td>10b</td> <td>Softening</td> <td>Edge Softening Filtering</td> <td>All</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	00b	Medium	Medium Filtering	All	01b	Enhancing	Edge Enhancing Filtering	All	10b	Softening	Edge Softening Filtering	All	11b	Reserved	Reserved	All
Value	Name	Description	Project																		
00b	Medium	Medium Filtering	All																		
01b	Enhancing	Edge Enhancing Filtering	All																		
10b	Softening	Edge Softening Filtering	All																		
11b	Reserved	Reserved	All																		
28	<p>Even/Odd_Field_Offset</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Select the vertical offset of the filtered data. Software is responsible for updating this to match the surface data.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>0</td> <td>Vertical initial phase of 0</td> <td>All</td> </tr> <tr> <td>1b</td> <td>0.5</td> <td>Vertical initial phase of 0.5</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	0	Vertical initial phase of 0	All	1b	0.5	Vertical initial phase of 0.5	All								
Value	Name	Description	Project																		
0b	0	Vertical initial phase of 0	All																		
1b	0.5	Vertical initial phase of 0.5	All																		
27	<p>Even/Odd_Field_Enable</p> <p>Project: All</p> <p>Default Value: 0b</p> <p>Enable adjustment of the vertical offset of the filtered data.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Off (Vertical initial phase is 1/2 the scale factor)</td> <td>All</td> </tr> <tr> <td>1b</td> <td>Enable</td> <td>On (Vertical initial phase is selected by the Even/Off Field Offset bit)</td> <td>All</td> </tr> </tbody> </table>	Value	Name	Description	Project	0b	Disable	Off (Vertical initial phase is 1/2 the scale factor)	All	1b	Enable	On (Vertical initial phase is selected by the Even/Off Field Offset bit)	All								
Value	Name	Description	Project																		
0b	Disable	Off (Vertical initial phase is 1/2 the scale factor)	All																		
1b	Enable	On (Vertical initial phase is selected by the Even/Off Field Offset bit)	All																		
26:16	<p>Source_Width Project: All Format:</p> <p>The horizontal size of the source image to be scaled in pixels. Max number of pixels is 2048; minimum is 3. The value programmed is one less than the number of pixels. Source width can be no more than 4k bytes, counting from a 64 byte alignment. The sprite width (actual width, not the width minus one value) is limited to even values when YUV source pixel format is used.</p>																				
15:11	<p>Reserved Project: All Format: MBZ</p>																				
10:0	<p>Source_Height Project: All Format:</p> <p>The vertical size of the source image to be scaled in lines. If the source is a field, this is the number of lines in the field. Max number of lines is 2048; minimum is 3 (6 when interlacing). The value programmed is one less than the number of lines.</p> <p>The height must be even when sprite scaling is enabled and the pipe has set planes to interlaced fetch. That means the programmed value must be odd.</p>																				



4.11.13 DVSBGAMC—Video Sprite B Gamma Correction Registers

DVSBGAMC—Video Sprite B Gamma Correction Registers			
Register Type: MMIO			
Address Offset: 73300h			
Project: All			
Default Value: 00000000h; 04010040h; 08020080h; 0C0300C0h; 10040100h; 14050140h; 18060180h; 1C0701C0h; 20080200h; 24090240h; 280A0280h; 2C0B02C0h; 300C0300h; 340D0340h; 380E0380h; 3C0F03C0h; 00000400h; 00000400h; 00000400h;			
Access: R/W			
Size (in bits): 19x32			
See Video Sprite A description			
DWord	Bit	Description	
0	31:0	GAMC0	Project: All Format: DVSGAMC Reference Point
1	31:0	GAMC1	Project: All Format: DVSGAMC Reference Point
2	31:0	GAMC2	Project: All Format: DVSGAMC Reference Point
3	31:0	GAMC3	Project: All Format: DVSGAMC Reference Point
4	31:0	GAMC4	Project: All Format: DVSGAMC Reference Point
5	31:0	GAMC5	Project: All Format: DVSGAMC Reference Point
6	31:0	GAMC6	Project: All Format: DVSGAMC Reference Point
7	31:0	GAMC7	Project: All Format: DVSGAMC Reference Point
8	31:0	GAMC8	Project: All Format: DVSGAMC Reference Point
9	31:0	GAMC9	Project: All Format: DVSGAMC Reference Point
10	31:0	GAMC10	Project: All Format: DVSGAMC Reference Point
11	31:0	GAMC11	Project: All Format: DVSGAMC Reference Point
12	31:0	GAMC12	Project: All Format: DVSGAMC Reference Point
13	31:0	GAMC13	Project: All Format: DVSGAMC Reference Point
14	31:0	GAMC14	Project: All Format: DVSGAMC Reference Point
15	31:0	GAMC15	Project: All Format: DVSGAMC Reference Point
16	31:0	GAMCmaxR	Project: All Format: DVSGAMC Max Reference Point
17	31:0	GAMCmaxG	Project: All Format: DVSGAMC Max Reference Point
18	31:0	GAMCmaxB	Project: All Format: DVSGAMC Max Reference Point



Revision History

Revision Number	Description	Revision Date
1.0	First 2011 OpenSource edition	May 2011

§§